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 Abstract 
In this project, we present 2 CMOS chips designed in our institute  with the aim of 
establishing a bio-electronic interface with electrically active cells. A measurement and 
control setup consisting of electronic components responsible for the control of the chips as 
well as the digitizazion and processing of the data they provide has also been developed. An 
intuitive LabView program faciliates the user interaction by allowing the setting of all analog 
bias voltages and digital controls, which are transmitted to the measurement and control 
setup by a Dynamic Link Library (DLL) (written in C) using a USB interface.  
The prospect of using a fingerprint sensor chip as an alternative bio-electrocnic device was 
also investigated in addition to the development of the said chips and their peripheral 
systems. Similarly, a measurement and controls setup as well as another LabView software 
were also implemented for the fingerprint sensor.  
The 2 afromentioned, in-house designed chips are called Calibur and Zulfiqar, with the latter 
being the one developed later. Calibur was manufactured with a 3 metal 2 poly (3M2P) 
0.5µm technology from ON Semiconductor, while a 5 metal 1 poly (5M1P) 0.35µm 
technology was chosen for Zulfiqar. Both chips were first simulated using the Cadence IC 
5.1.41 software on the circuit level to test their electrical features. Later, their individual 
layouts were created and evaluated using the Calibre tool (Mentor Graphics). The final 
fabrication of both chips took place in the cleanroom facillities of ON Semiconductor through 
the Europractice membership of our institute. 
The first chip, Calibur, was developed by Dr. Mathias Schindler during his PhD. A 64x64 pixel 
(12.5µm pitch) array was implemented at the center of the chip, followed by a bank of 64 
amplifiers (1 per row of the array) to ist right hand side. These amplifiers carried out the on-
chip amplification of the analog signals recorded from electrogenic cells, prior to their 
transfer to the measurement setup. The central array was flanked by 2 decoders to its left 
and bottom side: A row and column decoder. These digital circuits were responsible for the 
activation and calibration of entire columns, as well as for the selection of individual pixels 
for electrical stimulation. Further down on the signal path, a bank of 8 8-to-1 multiplexers 
were implemented on the right hand side of the 64 amplifiers to reduce the number of 
 simulatenously read-out channels from 64 to 8. The outputs of the multiplexers were 
connected to I/O pads, transferring the signals off-chip.  
Zulfiqar was implemented using a similar floor plan. The use of a different technology 
however, madet the re-design of the entire circuitry and layout along with it necessary. The 
greatest challenge in the Zulfiqar project was the integration of a gain stage directly into 
each pixel in the central array to amplify the analog signals directly at their source, prior to 
their amplification by the 64 off-pixel amplifiers. To this end, a differential common-source 
amplifier was implemented in each pixel. The avenue of using the pixels bi-directional, 
meaning both for read-out and stimulation was preserved by adapting the circuitry. The 
neccessity to keep the pixel size and pitch as small as possible imposed restrictions on the 
complexity and the dimensions of the circuit implemented. After the passing through initial 
gain stage in the pixels, the analog signals were again amplified in the 64 amplifiers on the 
right hand side of the array. This concept greatly increased the sensitivity of Zulfiqar in 
comparison to Calibur, enabling the detection of much lower signals. 
Subsequent to the fabrication, the chips were coated with a thin film high-k material. A great 
deal of effort was also spent on the optimization of this step, as it was considered to be 
crucial to improve the chips performances. Different methods of deposition and materials 
(and combinations of those materials) were tested and characterized in order to achieve a 
surface passivation with the highest electrical permittivity value possible. As a result, a 3-
stack double layer of TiO2 / HfO2 and a 4-stack double layer of Al2O3 / Ta2O5 deposited using 
a chemical vapor deposition (CVD) based method called atomic layer deposition (ALD) 
proved acceptable for our purposes.  
Finally, the fingerprint sensor also underwent electrical characterization to evaluate the 
prospect of using it as an alternative, cheap and off-the-shelf solution to the custom 
designed IC’s. Though the proof of principle could be shown by detecting signals delivered to 
the chip through an electrolyte (much like the characterization of Calibur and Zulfiqar), the 
range of signals still detectable was well over the „electrophysiologically relavant“ region. 
Thus the fingerprint sensor cannot be used as an alternative for the custom designed IC’s as 
it is now, after improvements to its sensitivity however, this avenue should be re-
investigated.  
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 1 Introduction 
Though the practical use of electricity may have been started only a few hundred years ago, 
even ancient cultures were aware of the existence of this phenomenon. The first written 
records of observing effects of electricity date back to the egyptian (≈4000 B.C.) and greek 
(≈900 B.C.) civilizations. Thales of Miletus was the first to describe the attractive forces 
between two charges with different signs. He used in his experiments a piece of amber, that 
was rubbed with a cat’s fur. [1] 
With the beginning of the modern age, the electricity was more thoroughly studied. In 1752, 
Benjamin Franklin attached a key to a kite, which the then flew in a stormy, lightning lit 
weather. After his experiment, he could see sparks of electricity jumping from the key to his 
hand, proving that lightning was electrical in nature [2]. Even though bio-electricity would not 
extensively studied until the 20. Century, Luigi Galvani already experimented with dissected frog legs 
in 1791 [3] and observed them contract whenever a electrical pulse was applied to their muscles.  
In the 19. century a series of great scientific minds such as Nikola Tesla, Alexander Graham Bell, 
Thomas A. Edison, George Westinghouse and Ernst Werner Siemens accelerated the research and 
application of electricity at the industrial and residential level. By the end of the 1800’s, electricity 
was no longer a mysterious natural phenomenon, but a well understood physical reality. 
In the 20. century the scientific interest in bio-electricity was also revived. Hodgkin and 
Huxley created the equivalent circuit models and explained the theory that elaborated the 
electrical behavior of squid neuronal cells [4, 5, 6, 7, 8]. This models did not only explain the 
processes like the activation and deactivation of ion-channels that took place during the 
electrical excitation of such a cell, but it also paved the way to a later electrical engineer’s 
approach to understanding bio-electricity. Later in the same century, the patch-clamp 
method [9] was invented, which revolutionized the field of electrophysiology, allowing the 
measurement of the ionic electricity through single ion-channels as well as long term 
recordings of cellular signals with an unprecedented sensitivity. 
With the rapid developments in the field of microelectronics since the development of the 
first integrated circuits (IC) and the ever continuing trend of miniaturization, the use of such 
small electronic devices in electrophysiological measurements became possible. The first 
devices to be manufactured in clean rooms and introduced into electrophysiological 
 laboratories were the micro electrode arrays or MEA’s. These were very simple in structure 
(and are so to this day) and consist of an array of individually connected electrode sites 
made of different metals (Pt, Au or TiN) on a substrate (glass or silicon) as described in [10, 
11, 12]. After encapsulation of the MEA chips, electrogenic cells are cultured on the 
electrodes, which can be used to interface with the cells in a bi-directional manner: The cells 
can either be stimulated using these electrodes, or the electrodes can record electrical 
signals generated by the cells [13, 14, 15]. This simply designed MEA’s are still in common 
use by groups worldwide conducting research in the field of bio-electronics. In recent years, 
several groups have also tried to incorporate more electronic components into the classical 
silicon substrate MEA design [16, 17, 18, 19, 20]. Since these MEA’s used the same type of 
substrate as most IC’s, it was possible to integrate typical electronic components such as 
amplifiers and multiplexers on them [17, 19], making them into more efficient tools.  
The main problem of using MEA based solutions is however the spatial resolution. Since the 
sensing and stimulation component of a MEA is just a simple electrode, and since the signals 
of interest are in a very low range of amplitude (100µV-1mV), it is essential for a passive 
electrode to be large enough to reduce the coupling resistance between the cell and the 
device. Even with attempts to increase the surface area without making the electrode itself 
larger using elaborate surface modifications [21], the size of individual electrodes and the 
pitch between them were always higher than the size of the cells being measured. 
Another approach to the use of IC’s in bio-electronic experiments was the direct application 
of metal-oxide-field-effect-transistors or MOSFET’s as a sensing component. Their most 
significant advantage towards the MEA’s is the capability of detecting signals capacitively, 
which eliminates the necessity of decreasing the coupling resistance between the chip and 
the cell. There are 2 different approaches to the use of MOSFET’S for this purpose: The open-
gate (OG-approach) approach [22, 23, 24, 25] removes the metal gate of the transistor, 
exposing the gate oxide directly to the electrolyte and the cells in it, and the floating-gate 
(FG-approach) approach (26, 27, 28], that uses electrodes connected only to the gate of the 
sensing transistor, which is buried underneath an insulation layer, which separates it from 
the cellular medium. The electrode is the only part of the sensing circuit that is exposed to 
the electrolyte.  
 An IC based on the floating-gate concept was developed by our institute [29]. The inspiration 
for the chip came from the publications of B. Eversmann from Max-Planck-Institute [30]. The 
project that will be introduced in the following chapters had the following objectives to 
focus on:  
1) Making the aforementioned chip operational: This task included the 
improvement of the improvement of the chip dielectric, control and read-out 
hardware and software. 
2) Design, simulation and fabrication of the next generation of the high-density chip: 
Improving the chip design to provide a better measurement tool for 
electrophysiological experiments 
3) Analyze alternative off-the-shelf alternatives to the expensive and long chip 
development process 
 
 
 
 
 
 
 
 
 
 
 
 
 
 2 Theoretical Background 
The theoretical background necessary to provide a sufficient coverage for the topics 
encountered in this project span across a huge area of scientific knowledge, reaching from 
electronic engineering to material science, from cellular biology to programming and 
hardware development. This chapter will give a brief introduction into the biology of 
electrogenic cells, in particular neurons and muscle cells, and the basics of electronics. 
Further background information for the remaining topics listed in this paragraph will be 
provided in the chapters corresponding to them. 
2.1   Electrogenic cells 
The definition of electrogenesis through the use of electrogenic pumps is, according to [31] , 
“Production of electrical impulses in living organisms or tissues”. By this definition, 
electrogenic cells are cells capable of generating such pulses. Many organisms on the planet 
possess such cells performing tasks that reach from sensory information transfer, motoric 
steering, data processing and self-defense of the organism. Here, we will briefly introduce 2 
electrogenic cell types, that are of significance for electrophysiological experiments. 
2.1.1   Neurons 
Neuronal cells play a crucial role in the nervous systems of all animals, with the exception of 
sponges [32]. Along with other cells, they form the central nervous system, which is 
composed of the brain and the spinal cord and the peripheral nervous system, constituted of 
the nerve cords spanning the human body. These cells handle the generation and transfer of 
electrical pulses for biological information processing in the central nervous system as well 
as steering of muscles by the peripheral nervous system. 
Figure 1 depicts the general form of a neuron. These cells are comprised of 3 functional 
units: 
1) The dendrites, which receive electrical signals from adjacent neurons 
2) The soma, or the cell body, which forms the main part of the neuron and contains the 
cell nucleus and organells 
 3) The axon, which transfers an electrical signal generated by the cell to adjacent 
neurons 
 
 
 
 
 
 
 
 
 
Figure 1. Principal depiction of a neuron. Soma, axon and dendrites are shown [33] 
 
The neurons of different animals have different sizes, but the way they functions is the 
same. Due to their similarity to human neurons, all experiments in this project were 
conducted with rat cortical neurons.  
The cell membrane of electrogenic cells incorporate several components responsible for the 
electrical properties of neurons and muscle cells. In this section, the general structure of 
neuronal cell membranes will be explained, which should serve as an understanding tool for 
all electrogenic cells. 
All animal cells are surrounded by a ≈4nm thick double layer of phospholipid molecules [34]. 
As depicted in figure 2, these molecules form the main body of the cellular membrane and 
are arranged in a horizontally mirrored fashion, with the polar part of their molecules in 
contact with the extra- and intracellular medium and the unpolar part of their molecules 
facing each other. The cell membrane also carries several integral proteins (globular 
proteins, alpha-helix proteins etc.), which are responsible for a variety of different actions, 
Soma 
 such as selective transport of molecules allowed to enter and leave the cellular plasma or 
signaling other cells. Electrogenic cells possess 2 types of special integral proteins called ion-
channels and ion-pumps (also shown in figure 2). These channels can selectively allow the 
passive diffusion of certain ions or block them from entering or leaving the cell. When the 
channels are activated and a concentration gradient between the intra- and extracellular 
medium is present, ionic electricity will flow through the membrane. The second type of the 
special integral proteins, the ion-pumps are responsible for pumping the ions in the reverse 
direction, thus working against the concentration gradient. This operation requires energy, 
which is supplied to the ion-pumps in the form of ATP [35].  
 
 
Figure 2. Depiction of a neuronal cell membrane (left) and the sodium and potassium 
channels (right) [36] 
 
Ion-channels and ion-pumps work antagonistically, but through the balance in their 
operation, a so-called resting potential is set across the cellular membrane. The most 
significant neurons responsible for the potential difference between the intra- and 
extracellular domain are Na
+
, K
+
, Ca
2+
 and Cl
-
 . Table 1 shows the concentrations of these ions 
at the resting potential in the intra- and extracellular medium of a mammalian neuron [37]. 
 
 Table 1. Concentrations of different ions in the intra-and extracellular domain. A
-
 stands for 
the large negatively charged aminoacids, that cannot pass through ion-channels. 
 
 
 
 
 
 
The state of the ion-channels is controlled by the voltage across the cellular membrane. They 
can be activated or deactivated if the potential difference between the extracellular and 
intracellular domain reaches a certain level. While at the resting potential, most of the K
+
 
channels are active, while most Na
+
, Ca
2+
 and Cl
-
 channels are closed. A K
+ 
ionic current 
across the cellular membrane is counteracted by the active pumping of these ions back to 
the extracellular medium. The potential across the membrane formed by the balancing of 
the K
+ 
diffusion and pumping can be calculated using the Nernst Equation [38], shown in 
formula 1. 
 =	− 	 ∗  ∗  ∗ 
[]
[] 
Formula 1. The Nernst Equation 
 
Using the concentration values for K
+
 from table 1 in formula 1 would result in a resting 
potential of -91.2mV. However, literature values for the resting potential are in the range of 
-40mV to -100mV [39]. The difference between these values and the K
+
 equilibrium potential 
is the contribution of the few open Na
+
 and Cl
- 
channels. In order to account for their effect 
on the resting potential, the Nernst Equation is “upgraded” to the Goldman-Hodgkin-Katz 
Equation  [40], which is shown in formula.  
 
 Intracellular 
concentration [mM] 
Extracellular 
concentration [mM] 
Na
+
 15 150 
K
+
 150 5 
Ca
2+
 0.0001 2 
Cl
- 
10 120 
A
- 
100 N/A 
  = −	 ∗  ∗ 
	 ∗ [] + 	 ∗ [ ] +	!"	 ∗ [#$]	
	 ∗ [] + 	 ∗ [ ] +	!"	 ∗ [#$]			 
Formula 2. The Goldman-Hodgkin-Katz Equation 
 
This equation also takes the different permeabilities of the cellular membrane for different 
ion types into consideration. The permeability of the membrane for the ions is determined 
by the state of the ion channels, which can be opened or closed depending on the channel 
type (K
+
 or Na
+
 or etc.) and the voltage across the membrane. Thus, the Goldman-Hodgkin-
Katz Equation can be used to calculate the cellular potential at all times, assuming that the 
permeability factors are known. 
As already mentioned in the chapter 1, the works of Hodgkin and Huxley were most crucial 
for creating an equivalent circuit model for the cellular membrane, which would allow the 
study its behavior electrically. Figure 3 depicts the equivalent circuit composed of lumped 
components, current and voltage sources.  
 
Figure 3. Equivalent circuit schematic of the neuronal cell membrane 
 
Since the major part for the ionic current through the cellular membrane of a neuron is 
contributed by the K
+
 and Na
+
 ions, the figure 3 has been simplified to include only the 
+
-
-
+
VNa+ VK+
-
+
VL
GNa+ GK+ GL
CmemIK+ INa+
Intracellular medium
Extracellular medium
 current and voltage sources as well as resistors for these 2 ion types, but the same 
equivalent circuit can be adapted to model any sort of ion channel combination. The voltage 
sources VK+ and VNa+ model the potential difference between the intra- and extracellular 
domain due to the counteraction of ion channels and pumps. The resistors (shown by 
conductances) GK+ and GNa+ model the permeability of the membrane for K
+
 and Na
+
 ions 
respectively. The ions leaking through the membrane without diffusing through the ion 
channels or being transported by the ion pumps are modeled by GL and VL. The current 
sources IK+ and INa+ are used to model the ionic current caused by the flux of K
+
 and Na
+
 ions 
respectively. Finally, the capacitor Cmem models the capacitance of the double phospholipid 
layer.  
2.1.2   Action Potential 
An action potential is, according to [41], action potential (AP) is a short-lasting event in 
which the electrical membrane potential of a cell rapidly rises and falls, following a 
consistent trajectory. These are the basic and standardized electrical pulses emitted by 
neurons and other electrogenic cells, although the trajectory and duration of AP’s of other 
cell types are different from that of neurons. Here, to simplify matters, only the neural AP 
will be explained.  
Some of the Na
+
 and K
+
 ion channels in the neural cell membranes are voltage gated, which 
means, that their state of being active or inactive is controlled by the voltage across the cell 
membrane. If the voltage reaches a certain threshold value, they will switch their state from 
being inactive to active. Consequently, an ionic current will flow along the concentration 
gradient of Na
+
 and K
+
 ions.  As shown in figure 4, the Na
+
 ion channels have a faster 
response time to the voltage change, thus the Na
+
 current will rise steeply, while the K
+
  
current rises slowly. The cell membrane voltage will also rise, due to the higher number of 
Na
+
 ions flowing into the intracellular medium than the number of K
+
 ions flowing out. This 
stage of the AP is called the depolarization, since it switches the negative polarity of the cell 
membrane to positive. Without the influence of K
+
 ions it would reach a value of 61.6mV, 
which is the equilibrium potential of Na
+
 according to the Nernst Equation. After a short 
while of being in the active state, the Na
+
 channels will start returning to their inactive state, 
until they are ready to “fire” again. This period of time is the so-called refractory period, and 
it determines the minimum of the required time to pass between 2 consecutive AP’s. As an 
 effect of the deactivation of the Na
+
 channels, the Na
+
 current diminishes just as steeply as it 
had risen. The K
+
 channels remain active for a longer time, which eventually stops further 
depolarization. Without the Na
+ 
ionic current to counter-balance it, the K
+
 current first 
reestablishes the resting potential, and goes on to hyperpolarize the cell, which causes the 
cell membrane potential to drop below the resting potential. The resting potential is 
reestablished only after the complete deactivation of the K
+
 channels and the balancing act 
of Na
+
 and K
+
 ion pumps and non-voltage gated channels. Once the cell is at its usual resting 
potential and the refractory period has expired, another AP can be fired. 
 
 
 
 
 
 
 
 
 
Figure 4. Voltage trajectory and density of activated Na
+
 and K
+
 channels as a function of 
time 
 
Once an AP has been fired, it travels down the axon of the neuron like a wave as shown in 
figure 5.  
  
Figure 5. Wave-like AP transfer along the axon [42] 
At the end of the axon, it reaches the synapse, which is a 30-40nm wide gap, the synaptic 
cleft, separating the axon of the transceiver cell and a dendrite of a receiver cell, as shown 
below in figure 6. At this transmission gate, the electrical signal of the AP is converted into a 
chemical signal in form of neurotransmitters, which are released into the synaptic cleft by 
the transceiver cell (figure 6). These neurotransmitters reach the receiver side via diffusion, 
where they activate ion-channels. Based on the type of these ion channels and the ionic 
gradients, the receiver cell can either be depolarized or hyperpolarized, both of which is 
then transferred along the cell. A depolarizing potential at the receiving cell, or the post-
synaptic cell, is called an excitatory postsynaptic potential, or EPSP, while the hyperpolarizing 
potential is called IPSP, an inhibitory postsynaptic potential [43]. Depending on its function, a 
neuron can receive up to a few thousand of EPSP and IPSP signals from its dendrites. These 
signals are then summed both amplitude-wise, while the temporal shifts between them also 
affect the outcome of the summing. Depending on the number and frequency of EPSP’s and 
IPSP’s, the cell can either fire an AP or not. 
  
Figure 6. Chemical synapse connecting 2 neurons [44] 
 
2.1.3   Muscle cells 
Electrical pulses from neurons can also stimulate muscle cells. When excited by a signal from 
a neuron, which is passed to the muscle cell through a neuromuscular junction using a motor 
end plate [45], they contract. This process speads across the cells of an entire tissue, which 
enables all voluntary and involuntary movements of animals.  
There are 3 different types of muscular tissue, as shown in figure 7: [46] 
1) Smooth muscles 
2) Striated muscles 
3) Cardiac muscles 
 
 
 
 
  
 
 
 
 
 
Figure 7. The 3 different types of muscle cells [47] 
 
Smooth muscles are responsible for involuntary movements, such as the contractions of the 
digestive organs. [48] The control of such movements is handled by the autonomic nervous 
system. The size of smooth muscle cells are in the range of ≈100µm. 
Striated muscles, also called skeletal muscles are attached to the skeleton. They are 
comprised by a large number of muscle fibers with varying sizes (diameter 10-100µm and 
length 1-40mm). Each fiber is formed by a singular striated muscle cell [49]. An incoming 
electrical excitation flows radially into these cells, causing the myofibrillar structure found in 
muscle fibers to contract, which consequently shortens the muscle. Since skeletal muscles 
are attached to the bones with tendons, a change in their length will result in movement. 
Cardiac muscles, also called heart muscles, are also striated muscles, however unlike the 
voluntarily executed contractions of regular striated muscles, the control and movement of 
cardiac muscles does not take place voluntarily. Also, when contracted, they generate a long 
AP [50], which can last up to 200ms and thus keeps the muscle contracted much longer. 
Their most significant difference from regular striated muscle cells however is the presence 
of electrical gap junctions between adjacent cells. Unlike synapse between the neurons, 
these gap junctions allow the direct transfer of electrical excitation from one cell to all of its 
neighbors, which results in a simultaneous contraction of the entire muscle tissue. This 
powerful contraction pumps the entire blood supply of an animal through its body. 
 Cardiac muscles cells are of great interest for electrophysiological experiments, due to their 
capability of generating spontaneous action potentials. Unlike neurons however, which need 
to be extracted from the cortices of embryonic rats prior to the start of every set of 
experiments, cell lines bearing the electrical and physical features of cardiac cells can be 
kept in culture over longer periods of time. The HL-1 cells are one such cell type. The HL-1 is 
a cell line derived from the AT-1 mouse atrial cardiomyocyte tumor lineage [51]. These cells 
can be passaged serially, while keeping their cardiac electrophysiological features, which are 
of interest to us. Once the HL-1 cells grow to form a confluent layer with electrical gap 
junctions connecting individual cells, an AP generated by a single cell, or pacemaker, spreads 
quickly across the entire layer by triggering other cells to “fire” AP’s. Moreover, the rate at 
which they fire can be influenced by the presence or absence of certain chemicals, such as 
norepinephrine. These features, coupled with their ability of being passaged serially, make 
them very attractive candidates for proving the functionality of bio-electronic devices.  
2.2   MOSFET 
After explaining the biological and electrical basics of electrogenic cells, this section will 
elaborate the structure, function principle and fabrication of MOSFET’s. MOSFET’s are the 
basic building block of IC’s.  Since the dawn of the microfabrication in the 1970’s, it has been 
scaled from a 10µm feature size (smallest size realizable in a technology node) on the 
Intel4004 to [Wintel4004] to 65nm in the Intel Core2Quad processors of modern computers. 
This trend of miniaturization was detected by Gordon Moore quite early, as he stated in his 
1965 publication [52]. Originally, he had estimated, that the number of chips per unit area 
on a microprocessor would be doubled every year, however he revised his statement to a 
doubling every 2 years later on. The Moore’s Law later laid the fundament for the 
technology roadmaps determining the development of microelectronics today. The first 
microprocessor produced by Intel, the Intel4004, with only 2300 transistors integrated on it, 
while the Dual Core Itanium 2 provides over 10
9
 transistors.  
 
 
 
  
Figure 8. Moore’s Law presenting the increase of integration density over 4 decades. [53] 
 
The miniaturization trend outlined above was the achievement that allowed the dramatic 
increase in the computing power from the 1970’s to the modern day. It also allowed the 
introduction of microelectronics to the electrophysiology. With ever diminishing feature 
sizes, it became possible to integrate more circuit components on a small chip, with sensor 
sizes no larger than the physical dimensions of the cells of interest.  
2.2.1   MOSFET structure 
Figure 9 depicts the cross-section and the circuit symbol of a MOSFET (a negative metal 
oxide semiconductor or NMOS transistor was used as an example). Its four terminals are 
called source, drain, gate and bulk. The substrate on which the device is implemented is p-Si, 
a single- crystalline silicon wafer with a low dopant (acceptor atoms) concentration and low 
conductivity. Contrary to this, the source and drain terminals are highly conductive due to 
being highly doped with donator atoms (n
+
-Si). The interfacing of an n
+
-Si and p-Si region 
creates a depletion region, where the excess electrons of the n-doped and the holes of the 
p-doped Si recombine and insulate the remainder of the p-Si bulk from the n-doped source 
and drain terminals. The gate terminal is capacitively contacted to the MOSFET over the gate 
oxide. The bulk terminal is connected to the p-Si substrate. 
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A positive metal oxide semiconductor or PMOS device is built very similarly to the NMOS. 
The only difference is, that the source and drain regions are made of p
+
-Si and the substrate 
in which they are implanted must be n-Si instead of p-Si. This is usually achieved by using so-
called n-well’s , regions doped with donator atoms in the regular p-Si substrate. 
2.2.2   MOSFET operation modi 
In most applications, the bulk terminal is kept at ground (GND) potential. Without a voltage 
being applied to the gate and causing a potential difference between the gate and the bulk, 
2 back to back diodes would exist at the interfaces of the source&bulk and drain&bulk. Even 
with a voltage applied across the source-drain path, the current flowing across the MOSFET 
would be effectively zero, due its very high resistance (≈10
12
Ω). This region of operation is 
called the cut-off region (shown in figure 9). When a positive voltage is applied to the gate, 
the charge accumulated on this terminal will start attracting negative charge carriers (or 
minority charge carriers, as they are called in a p-Si substrate) from the source and drain 
terminals, which are rich in electrons, to the interface of the bulk and the gate oxide. When 
the gate voltage reaches a certain level called threshold voltage Vt , these electrons will fully 
inverse the nature of the p-Si region directly underneath the gate oxide, effectively turning it 
into an n-Si region, as shown in figure 9. Therefore, this process is called inversion, and the 
layer of electrons underneath the gate oxide the inversion layer, or n-channel.  
 
 
 
 
Figure 9. Structure of a MOSFET & cut-off region (left) and inversion mode (right) 
 
With the creation of an inversion layer, a conductive path between the source and drain 
regions will be laid. Applying a voltage Vds (drain-source voltage) across these 2 ports would 
now cause a drain-source current or Ids flow across the MOSFET. For NMOS transistors, the 
source is connected to the bulk in most applications, thus the gate-bulk voltage Vgb is usually 
 called Vgs, the gate-source voltage. Since the amount of the charge carriers forming the 
channel can be controlled by the gate voltage, the conductivity of the inversion layer is a 
function of the potential difference between the gate and the bulk, thus the current Ids is not 
only a function of the Vds but also of Vgs. This relation will be elaborated in more detail 
below. 
Figure 9 already showed the forming of the n-channel for a Vgs≥VT. With Vds=0V, the channel 
is straight and has the same depth across the entire source-drain path, since Vgs=Vgd. When a 
positive voltage is applied to the drain port and thus Vds≥0V, the balance of the channel is 
changed, since Vgs>Vds. The channel starts to get thinner on the drain side, as shown in figure 
10. By increasing Vgs, the channel depth can still be manipulated. However, if Vgs were to be 
kept constant, a further rise of  Vds would reduce the thickness of the channel on the drain 
side even more. As long as the condition Vds<Vgs-VT is fulfilled, the current Ids would increase 
with higher values of Vds. This region of operation is called the triode region, and formula 3 
gives the relation between Ids, Vgs and Vds in this mode. 
 
%& = ' ∗ #( ∗ )* [+,- − ,. ∗ ,& −	 /0	 ∗ 	,&0  ]    while Vds<Vgs-Vt 
Formula 3. Ids as a function of Vds and Vgs in the triode region. Cox = εox/tox and μn is the 
electron mobility [54] 
 
When Vds= Vgs-VT is fulfilled, the channel will be pinched off, meaning, that since voltage 
across the gate and the drain Vgd no longer fulfils the condition Vgd≥VT, the inversion layer 
does not stretch all the way from the source to the drain terminal. Figure 10 shows the 
cross-section of the MOSFET in this operation mode. However, due to the very short 
distance between the end of the channel and the drain region, electrons can still tunnel 
across and keep a current flowing. A further increase of the Vds however will not significantly 
increase the Ids, since the channel is already pinched. This region of operation is called the 
saturation region where the relation between Ids, Vgs and Vds  is given by formula 4. 
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0
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Formula 4. Ids as a function of Vds and Vgs in the saturation region, without considering 
channel length modulation [54] 
 
 
 
 
Figure 10. MOSFET in triode (left) and saturation mode (right). In deep saturation, the n-
channel gets shorter than the physical size of the gate 
 
Figure 11 shows the output characteristics of a MOSFET in the 3 different regions of 
operation explained above. The set of curves show the course of the Ids-Vds relation for 
different values of Vgs. In the saturation region, the current Ids remains largely the same with 
increasing values of Vds as it has already been mentioned, however, a slight increase in it can 
still be observed. This is due to the so-called channel length modulation or the Early effect, 
which changes of a depletion region formed at the end of the pinched-off n-channel and the  
p-Si substrate, thus affecting the current Ids. Therefore, as a correction of the formula 4, the 
exact relation between Ids, Vgs and Vds  for the saturation region is given by formula 5. 
 
 
  
 
 
 
 
 
 
 
Figure 11. Output charactestics of a MOSFET. All 3 modi of operation (cut-off, triode and 
saturation) are shown. Example taken from [54] 
 
%& = ' ∗ #( ∗ 	12	∗
3
4 +,- − ,.
0 ∗ (1 + 6 ∗ ,&) 
Formula 5. Ids as a function of Vds and Vgs in the saturation region, with the consideration of 
channel length modulation [54] 
2.2.3   Small signal behavior and application example 
Formulae 3-5 represent the so-called large signal behavior of a MOSFET. For analog 
applications however, the small signal behavior is also of great interest. Small signal 
characterization of a MOSFET implies, that the transistor is being operated at a pre-
determined DC bias point, with very little variances are being applied to the input voltage, 
thus the name small signal behavior. Below, this behavior will be explained using a simple 
single stage MOSFET amplifier as an example. This example was adapted from [54]. 
Figure 12 shows the concept of a very simple, single stage amplifier, similar to those that will 
later be used for this project. This configuration is called a common-source amplifier. The 
small signal behavior is observed, when the small signal condition, given in formula 6, is 
fulfilled.     
      
 
 
 
 
 
 
Figure 12. Simple, single stage common-source amplifier. This textbook example was taken 
from [54]. CMOS realization of this circuit uses active loads, instead of passive resistors. 
 
vgs << 2*(Vgs-Vt) 
Formula 6. Small signal condition. The change of Vgs, presented as vgs must be much smaller 
than Vgs-Vt 
Small signal electrical parameters are written in lower case letters. In this example, it is 
assumed, that the MOSFET is DC biased at a point in its saturation mode and that the small 
signal condition is fulfilled.  Figure 13 shows the output characteristics of this circuit. The 
blue curves represent the intrinsic output characteristics of the transistor, while the dark 
linear line, called the load line, represents the relation of the current across the load resistor 
and the output voltage Vo. Figure 13 shows the direct relation between the input voltage Vi 
and Vo. It is clearly visible, that between the bias points A and B, meaning between the 
border of triode and saturation regions and the cut-off mode,  the output voltage Vo changes 
dramatically for a minor change in the input voltage Vi. Assuming that the transistor is 
operated at the bias point Q, the change of Vo for a small signal change of Vi can be plotted 
as shown in figure 13. This shows, that the saturation mode operation of an NMOS transistor 
with a load can be utilized as a voltage amplifier.  
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Figure 13. Load curve&output characteristics of CS-amplifier (top), amplification at bias point 
Q (down) 
 
 The formula 7 shows the relation between the Vout = Vo and Ids = ID of the amplifier circuit. 
 
, =	,88 −	%8 ∗ 		 
Formula 7. Output voltage Vo as a function of ID and R 
 
Replacing ID by formula 5 (Early effect is neglected) gives us formula 8, with Vgs=Vin=Vi.  
 
,9 = ,88 −	' ∗ #( ∗ 	12 	∗
3
4 (, − ,)0 ∗ 	 
Formula 8. Output voltage VO of the common source amplifier 
 
A derivation of the formula 8 by dVi while Vi=VIQ and thus replacing Vo, Vi and ID by their 
small signal counterparts due to the infinitesimal change in Vi and a final transforming of the 
equation would return the small signal gain of the circuit, given in formula 9. 
 
: 	= 	−	' ∗ #( ∗ 34 ∗	(: − ,) ∗ 	: 	 ∗ 	 
:
: 	= 	;< =	−	' ∗ #( ∗
3
4 ∗	(: − ,) ∗ 	 
Formula 9. Gain of the common-source amplifier 
To further simplify the expression for the small signal gain, the part on the right hand side 
can be summarized as formula 10: 
;< =	−	=> ∗ 	 
Formula 10. Gain of the common source amplifier as a function of transconductance 
 
 With gm being the transconductance of the MOSFET, as given below in formula 11.  
 
=> =		 ' ∗ #( ∗ 34 ∗	(: − ,) 
Formula 11. Transconductance of the common source amplifier 
 
The example above has shown, how a simple MOSFET single stage amplifier works and how 
its gain is calculated. Simple though it may be, this simple amplifier forms the core of several 
more complex amplifiers used in analog IC’s, and is also utilized in this project. The simple 
gain calculation by using the product of the transconductance of the amplifying transistor 
and its load is also used for the analyses of more complex amplifiers. 
2.2.4   Design and Layout process 
The design and layouting a circuit to a set of pre-determined specifications, that is to be 
implemented on a silicon wafer is a complex process, that will take tremendous efforts to 
complete. Figure 14 shows the principal steps to be followed.  
The first step is, as it has already been stated, the determining of the specifications the 
circuit and its silicon realization should meet. These stretch from electrical parameters, such 
as gain, input and output resistance and capacitance etc., to physical parameters such as the 
maximum size the circuit can take on the silicon wafer. After the set of specifications is 
completed, a first draft of the circuit schematic is generated using simulation programs, such 
as PSPICE or Cadence IC. Using this circuit as a starting point, simulations are run to verify 
the circuit’s compliance with the given specifications. Foundries usually provide technology 
libraries for processes they have created and commercialized. These libraries contain circuit 
models of all basic units of the technology of interest, which allow the designer to precisely 
simulate the electrical behavior of the circuit developed. This process is highly iterative, 
since several loops of simulating and refining the circuit schematic must be run in order to 
reach the specified values for the electrical parameters. At this point, the physical size of the 
circuit remains unknown, however experienced designers can make well educated guesses 
on how much space their circuit would approximately take on silicon and use this 
 information as an additional optimization tool. Once the circuit meets all of the 
specifications, a layout must be generated. In this step all components of the circuit created 
must be projected to every single layer of the technology using layouting environments such 
as the DFII: Polysilicon gates, metal interconnects, active areas etc. must all be drawn in this 
environment with the sizes determined during the electrical simulations. After the drawing, 
a so-called design rule check or DRC, is run to determine any violations of the layout design 
rules provided by the foundry. These rules originate from the experience of the layout and 
process engineers with the deviation of what has been drawn in the layout design 
environment and what has actually been fabricated, due to imperfections in the optical 
lithography, metallization and etching techniques. A certain minimum distance between the 
metal lines of the same metal layer for instance is to be kept in order to avoid accidental 
shorting of these 2 different lines due to a misalignment in the lithography. If the DRC 
reveals errors in the layout, these must be corrected. After the layout is DRC-clean, its size 
can be compared with the initial specifications set by the developers. If changes are 
required, this can be done either by further refining the layout, or changing the circuit and 
subsequently the layout, which however would require a recheck of the compliance of 
electrical parameters with the specifications.  
Once the layout meets all of the specifications, a step called layout-versus-schematic or LVS 
is run to determine any deviations of the 2 circuits created in the schematic and the layout 
environment from one another. Ideally, there should be none, which would mean that the 
layout created is an exact copy of the initial circuit that had been developed. After 
confirming, that there are no deviations, a layout parasitic extraction or LPE step can be run. 
This step calculates any parasitic resistances and capacitances added to the circuit by the 
length of interconnects, the capacitances formed between interconnects and the substrates 
as well as among interconnects etc. This is especially important for high frequency 
applications, since a high parasitic output capacitance or resistance can severally slow down 
the speed of the circuit. By extracting the parasitic, a realistic schematic of the developed     
circuit is generated, which then can be used to repeat all the electrical simulations executed 
at the beginning of the design process. This step can verify, that the circuit drawn in the 
layout environment and thus the actual realization of what was developed as a schematic 
can actually fulfill the specifications set for the electrical parameters. If optimization is 
required, the layout can be refined to reduce parasitic effects. 
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Figure 14. Methodical steps of IC circuit design and layout generation [54] 
 
As a final step, a last DRC and LVS is run to verify, that the layout still does not violate any 
layout design rules and still projects the circuit schematic without any deviations. 
2.2.5   Fabrication 
In this section, the fabrication of IC’s will be explained using a standard n-well 
complementary metal oxide semiconductor (n-well CMOS) process as an example. Most IC’s 
require both NMOS and PMOS transistors to function properly. Since N- and PMOS 
transistors require different types of substrates, the integration of both on the same chip 
requires the creation of n-wells as already explained above. The process explained above is a 
very simplified version of what is currently being used in modern foundries, but it is suitable 
to explain the key steps of fabrication. The process as well as the figures explaining it have 
been adapted from [54]. 
Figure 15 shows the individual steps of this process. The starting material is a p-Si type 
substrate. Since CMOS fabrication follows a bottom-up approach, first the n-well needs to be 
created. First, the wafer is coated with a protective SiO2 layer. Then, this layer is patterned 
 using optical lithography and wet etching, leaving the region, where the n-well will be 
created, exposed (a). The n-well is then implanted by bombarding the substrate with high 
energy donator atoms, such as phosphorus. In the second step (b), the locations of the 
transistors (active regions) are defined. A Si3N4 layer is patterned similarly to the SiO2 in the 
first step and protects the active regions. To electrically insulate the transistors from one 
another and later metal interconnects from the p-Si substrate, a thick oxide layer is grown 
on the exposed spots using wet oxidation. In the following step, the gates of the transistors 
are created (c). First, after etching the native oxide layer on the silicon surface of the wafer, 
a high quality and very thin (in modern technologies <10nm) SiO2 layer is grown using dry 
thermic oxidation of the p-Si surface. Even though MOS stands for metal-oxide-
semiconductor, most modern technologies today use gates made of polysilicon, a 
conductive, non-crystalline form of silicon, instead of metal gates. After the polysilicon is 
deposited and patterned (d), the drain and source regions of the N- and PMOS transistors 
must be created. First, the source and drain of the NMOS are implanted by protecting the 
PMOS active region with photoresist, which has been patterned using optical lithography, 
followed by the implantation of the source and drain of the PMOS, during which the already 
completed NMOS is protected by photoresist (e and f). In the final step of fabrication, both 
transistors are covered with a thick layer of SiO2 or Si3N4 inter-metal-dielectric or IMD that 
insulates the transistors from any interconnect lines or other electrical components 
structures created above them. Contact holes etched in this insulation layer are used to 
electrically contact the source, drain and gate terminals. Not shown here is the bulk 
terminal, which is usually contacted at the substrate level with a p
+
-tap implanted into the p-
Si or an n
+
-tap implanted into the n-Si. Bipolar transistors can also be fabricated using CMOS 
technology. Processes capable of using both bipolar and FET transistors are called BiCMOS 
processes. 
The creation of other components of electrical circuits, such as capacitors and resistors 
follow similar steps. While the creation of capacitors is rather easy, precise, efficient and 
space-saving due to the possibility of using polysilicon-dielectric-polysilicon or metal-
dielectric-metal capacitors (basically, the MOS-gate itself is also a capacitor), resistors in 
CMOS technology are space-consuming and imprecise. Therefore, most circuits use 
MOSFET’s in their triode region, where they can be used as controllable resistors, instead of 
 implementing actual resistances. This approach was used in replacing the resistor in the 
single stage amplifier shown in figure 12 by a MOSFET based active load later in this project. 
 
 
 
 
 
 
 
 
 
 
 
Figure 15. Simplified fabrication steps of a CMOS process [54]. 
 
2.3   Transistor-neuron interface 
This final section will provide further details on the interface of microelectronic devices used 
and electrogenic cells. The devices used for interfacing such cells have already been 
introduced in chapter 1. 
As it has already been explained in the previous sections, electrogenic cells cause a change in 
the ionic concentration around their membranes, when they fire an AP. During an AP, both 
the potential of the intracellular medium and the electrolyte in the cleft between the cell 
membrane and the sensor device changes [56, 57]. MEA’s can be used to detect this change 
in combination with an operational amplifier [9, 10, 11]. A more elegant approach is the 
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direct involvement of field effect transistors (FET’s) with the measuring of cellular electrical 
signals. The 2 common approaches currently used, the OG- and FG-approach have already 
been explained in chapter 1. Figure 16 depicts the principle of these 2 methods. The FG-
approach features the advantages of independently optimized (size- and material-wise) 
sensor transistors and sensing electrodes, as well as the possibility of using each sensing 
electrode as a stimulation pad. Furthermore, by burying the measurement transistor deeper 
in the substrate, it reduces the noise coupled from the electrolyte directly into the 
transistor.  
 
 
 
 
Figure 16. OG (left) and FG (right) FET’s interfaced with electrogenic cells. 
 
To create a complete electrical model of the cell-transistor interface, the equivalent circuit 
schematics introduced previously to model the electrical behavior of electrogenic cells are 
upgraded to what is called “the point-contact-model”. The resistors, capacitors and voltage 
sources modeling the membrane permeability for various ions, membrane capacitance and 
concentration gradient are also present in this new model, however, the interface between 
the cell membrane and the transistor - or the sensing electrode - is shown using the Csense, 
which represents the capacitive coupling of the transistor or the electrode with the 
electrolyte it is exposed to, and the resistor GJ, which represents the ionic resistance 
between the cleft (the cell-transistor junction) the bulk of the electrolyte, which is kept at 
ground potential (Figure 17). The value of the Csense depends on the type of the dielectric 
used to insulate the sensing pad (electrode or transistor gate), its size, geometry and any 
other surface modifications it has undergone, while the value of GJ is a parameter of the cell 
   
   
x 
type, thickness of the cleft and the coating used to adhere the cell on the chip surface [56, 
57] 
 
 
 
 
 
 
 
 
Figure 17. Equivalent circuit schematic for the neuro-transistor interface [42] 
Using Kirchhoff’s Law, the electrical circuit model depicted above can be brought down to 
formula 12.  
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Formula 12. Kirchhoff’s Law of currents for the equivalent circuit model of the neuro-
transistor interface [42] 
 
The voltages VS, VJ are shown in figure 17. Cmem stands for the capacitance of the cell 
membrane facing the cell-transistor junction, while G
i
JM represents the resistance of the 
membrane on the junction for various ion types. The equation above simply reflects the 
currents through the capacitors Csense and Cmem and the resistors GJ and G
i
JM. Due to its very 
high resistance, the current through Csense can be assumed to be 0. Furthermore, since the 
bulk of the electrolyte is kept at ground potential, it can be stated that VE=0V. Finally, it can 
also be assumed, that the potential change over time at the cell-transistor junction is much 
 smaller compared to the change inside the cell, thus VM>>VJ. These simplifications turn 
formula 12 into formula 13 shown below. 
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Formula 13. Simplified equation for VJ [42] 
 
This formula provides a valuable source for electrical simulations of the cell-transistor 
interface, as it approximates the junction potential VJ quite successfully. Since the junction 
itself however is simplified to a single point (as the name of the model suggests) and as 
factors such as the diffusion of ions and the sensitivity of the sensing electrode (or transistor 
gate) towards ions are neglected, it cannot fully depict the electrical behavior observed at 
the cell-device interface. A more precise mode, the so called sheet-conductor model [58], 
which represents the cell-transistor junction as a cable, called the core-coat conductor, as 
well as other methods that consider the effect of diffusion and ionic sensitivity are also 
available [59, 60, 61, 62], further information about these can be obtained from [42]. 
 
 
 
 
 
 
 
 
 
 
 3 Design of CMOS Chips 
One of the main aspects of this work was the design, fabrication and evaluation of ASIC’s for 
in-vitro extracellular recording and stimulation. In this section, 3 different ASIC’s, 2 of which 
were designed in our institute will be introduced.  
The first chip, dubbed Calibur after the magical sword of King Arthur by its designer, Mathias 
Schindler, was a 64x64 pixel floating-gate-PMOS chip, inspired by a patented design of 
Infineon. The chip converted a voltage change at its floating gates of a PMOS transistor to a 
shift in its Ids , which was later amplified by a feedback amplifier circuit outside of the pixels. 
Finally, the output voltages of the amplifiers were sent through 8-to-1 multiplexers for off-
chip sampling and processing. 
The second chip, dubbed Zulfiqar after another mythical sword was fully custom designed by 
us. It shared several characteristics with Calibur, added however significant improvements to 
it, both on-chip as well as off-chip. Experiments with Calibur had shown, that the 
amplification provided by this chip was insufficient and voltages beneath a 4mV range could 
hardly be detected due to the noise. However, signals from electrogenic cells however 
measure barely 1mV when they reach the chips surface. Therefore, it was obvious, that 
improving the amplification was paramount. Zulfiqar amplifies any change on its floating 
gates directly in each pixel, before the outputs of these pixels are amplified again. Voltages 
down to 100μV are still clearly detectable with Zulfiqar.  
Another approach to the implementation of ASIC’s for bio-electronic experiments was to 
utilize an off-the-shelf solution. This would circumvent the long and costly design and 
fabrication efforts coupled with the development of both Calibur and Zulfiqar – and any 
other ASIC that would succeed them. A chip originating from the company Fingerprints 
which was designed for reading fingerprints as the name of the company already suggests, 
was bought in a developer’s kit for evaluation purposes. These chips have similar circuitry to 
the FG ASIC’s designed by us, and were therefore evaluated as a possible tool for in-vitro 
measurements of electrically active cells. As a prelude, the functioning principles of 
fingerprint sensors will also be explained. 
The FG transistors have already been introduced in chapters 1 and 2. Figure 18 explains the 
principle behind this method. When the gate of a MOSFET is connected to one electrode of a 
 capacitor, the other electrode of which is formed by an electrogenic cell, which also provides 
the input signal we want to measure, then the gate of the transistor is in a “floating” state, 
since there is no direct circuit access from elsewhere to determine its potential. Electrically, 
this situation can be shown using the equivalent circuit diagram, which shows the MOSFET 
gate as the gate capacitance Cg , the parasitic capacitances of interconnects as Cpar and the 
capacitance between the gate and the cell as the sensing capacitance Csense. When the gate 
has been pre-charged to a certain DC potential, thus “turning-on” the transistor, a voltage 
change induced by the cell will cause the accumulation of more charge on the electrode of 
the capacitor formed by the gate and the cell. This will change the voltage across the Csense 
and the parallel capacitances Cg   and Cpar . A change of the voltage across Cg will affect the 
transconductance of the MOSFET and the drain-source current Ids flowing through it, which 
is something we can measure. 
To determine the distribution of the voltage Vtot between the cell and the GND, we can use 
the capacitive voltage divider equation, shown in formula 14: 
,- 	= 	 #M#M + #= + #N O 	∗ ,																							 
 
Formula 14. Vg (voltage across the gate of the measuring transistor) as a function of the 
capacitances and Vtot 
 
 
 
 
 
 
 
Figure 18. Principle of the floating-gate concept 
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Which shows that the higher the capacitance between the cell and the gate, the higher the 
portion of the total voltage Vtot across the gate will be. 
3.1   Calibur 
The first ASIC designed as a high-density floating gate CMOS array within this project is 
called Calibur. It was designed to be used as an in-vitro measurement tool for 
electrophysiological experiments with cortical neurons from rat embryos and the HL-1 cells. 
In order to avoid any surface patterning work to precede the actual cell culturing and 
measurements, the pitch between individual sensor sites should not exceed the size of the 
already mentioned cells, which lies in a 10-20μm range. Furthermore, due to the low 
amplitude of extracellular signals (≈1mV), it was necessary to implement on-chip 
amplification circuitry as well as a means to calibrate the sensor pixels. This was necessary 
due to differences in the threshold voltages of the individual transistors in different sensor 
pixels.  
Despite the sophisticated cleanroom facilities provided by the Research Center Juelich 
GmbH., the realization of such a chip required access to state-of-the-art fabrication 
equipment and technologies, especially since it was absolutely necessary to simulate and 
optimize the chip’s electrical properties before commencing the production. Access to such 
technologies and the required design software was achieved through the membership with 
the organization “Europractice”. Europractice is an EU funded project [63] that conducts 
small volume production and prototyping projects for research institutions and universities. 
In the following sub-section, the chosen technology for the Calibur project will be explained, 
followed by a detailed explanation of its circuitry. 
3.1.1   AMIS 0.5μm technology 
The choice of the fabrication technology was, both in the case of Calibur and Zulfiqar, a 
trade-off between the price and our expectations from the chip. While the feature sizes of 
some technologies provided by Europractice reached beyond the 100nm threshold , it was 
obvious that designing  a mixed-signal circuit with such small sized transistors was not wise 
due to issues of price, minimum available quantity and noise. The 3M2P(3 metal layers and 2 
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poly-silicon layers)  0.5μm technology from AMIS (ON-Semiconductor) provided the means 
to design a pixel array with a reasonable pitch, acceptable fabrication costs and plenty of 
pre-designed cells to ease the design of digital components of the chip. Figure 19 shows the 
principal cross-section of the ASIC designed with this technology.  
 
 
 
 
 
 
 
 
 
Figure 19. Technology cross-section of AMIS0.5μm [64] 
 
Table 2. Important parameters of AMIS 3M2P 0.5 μm [64] 
Wafersize 6 inch 
Substrate type p-epi on p 
Isolation LOCOS 
Poly layers 2 
Poly pitch 1.3 μm 
Metal layers 3 
Metal pitch 1.6/1.9/2.5 μm 
Gate oxide thickness 10 nm 
Operating voltage 3.3/5 V 
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I/O ring with ESD protection 
A design library provided by IMEC contained 270 core cells (single 3- and 4-terminal N- and 
PMOS transistors, NAND and NOR gates with different numbers of fan-ins, flip-flops etc.) and 
155 I/O cells with attached bondpads to provide connectivity to off-chip circuitry [64]. 
3.1.2   Chip design 
Figure 20 shows the layout floor-plan of CALIBUR. 6 different sections can be identified on 
the chip:  
1) The pixel array    4)   Output buffer 
2) Amplifiers    5)   Row decoder 
3) Multiplexers    6)   Column decoder 
The function principles, circuits and layout considerations used in these sections will be 
explained below. 
Figure 20. Floor-plan Calibur 
 3.1.2.1   Pixel Array 
The pixel array, consisting of 64x64 pixels, formed the heart of the chip. The sensing circuit 
of Calibur is based on a patent of Infineon [65, 30, 66]. The circuit used in Calibur is slightly 
modified to allow each pixel to be used for stimulation as well. 
Prior to each measurement, the pixel had to be calibrated to compensate the threshold 
voltage mismatch of the measurement transistor. The cause of the voltage mismatch 
between transistors in different pixels and thus different locations are statistical fluctuations 
in dopant concentrations during the fabrication as well as other process related deviations. 
The circuit of a single pixel is shown in figure 22. As explained above, each pixel can either be 
operated in the calibration, read-out or stimulation mode. The calibration is done by forcing 
a constant current, generated by an NMOS transistor used as a current source, through the 
measurement transistor M1, which is brought to a diode-configuration by closing the switch 
Scal and Scol. All switches in the circuit are realized by minimum-sized NMOS transistors, 
which are operated in the digital mode. Forcing the current generated by the current source 
M5 through M1 causes charge to accumulate on the gate of M1 and sets the pixel in the 
desired DC operation point. The amount of charge accumulated and the voltage generated 
can be controlled through the gate voltage of the constant current source M5. After 
calibration, the switch Scal is opened while Scol remains closed , leaving the charge on the gate 
of M1 trapped and the transistor ready to measure. During stimulation the switches Scol, Scal 
and Sstim are all closed, generating a connection path between the gate of M1 and the Vstim, 
which is connected to an I/O pad on the perimeter of the chip. This way, each sensing pad 
can also be used as a stimulation pad. 
Figure 21 shows the 3 different operation modi of the pixel. To reduce the size of the pixel, 
large components like the current source M5 were not placed in the pixel. The current 
source was shared by pixels along an entire row. Since during read-out however only 1 
column would be active at any given time, the current source would also be used by the only 
pixel at the intersection of the active column with any of the 64 rows of the array.  
 
 
  
 
 
 
 
 
 
 
 
Figure 21. Operation modi of the Calibur pixel. 
 
 
 
 
 
 
 
 
 
 
 
Figure 22. Circuit diagram of a pixel of Calibur. The dotted lines mean, that these 
connections are not within the pixel. 
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 While creating the layout of Calibur, care had to be given to arrange the 3 transistors in each 
gate to achieve the highest possible spatial resolution. In order to reduce distance between 
the pixels, the concept of “super-pixels” was used. With this method, the same pixel was 
always mirrored vertically and horizontally and then placed next to its neighbor pixel, 
creating a sub-unit of 4 pixels (Figure 23). The large measurement transistors were gathered 
together in the same n-wells to further reduce pixel size. Each pixel measured 12.5x12.5μm 
in size. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 23. Layout of a super-pixel of Calibur. 
 
 
 
Single pixel of Calibur 
 3.1.2.2   Amplifiers and Output Buffers 
Each of the 64 rows of the pixel array was connected to one amplifier, which is depicted in 
figure 24. The amplifier was designed differentially, but due to the lack of a differential signal 
provided by the stage preceding it, the negative input of the amplifier was controlled 
externally through a voltage created by the control hardware.  
 
 
 
 
 
 
 
 
 
 
 
 
Figure 24. Amplifier stage of Calibur 
 
The differential amplifiers were connected to 8-to-1 multiplexers, which were realized as 
simple transmission gates, which connected the output of the amplifiers to either a dummy 
load, or to the input of an output buffer (Figure 25) 
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Figure 25. Output buffer of Calibur 
 
3.1.2.3   Digital circuits 
Flanking the pixel array, there were 2 digital decoders, the wand column decoder. These 
components were used to address the 4096 individual pixels of the array. In the read-out 
mode, the column decoder would select an entire column that would first be calibrated and 
then measured, while the row decoder was only used during the stimulation. The 
simultaneous use of the column and row decoder would allow the selection of an individual 
pixel that would then be used as a stimulation site.  
Both decoders were very similar to each other in structure. Neither speed, nor energy 
consumption were issues that needed any optimization efforts. Calibur was no stand-alone 
system would get its electricity directly from the network – thus there was no need for 
power consumption optimization. Since the input signals have low frequencies, there was 
also no need for developing a very fast MUX.  
The column decoder was only slightly different than the row decoder, since it had to control 
both the column selection and calibration sequence for the pixel array. While the row 
decoder would simply activate the row according to the 6 inputs it receives (RowSel0…5), 
the column decoder had also the input “PixCal” to deal with, which would determine 
whether or not the chip was in calibration mode or read-out mode. When “PixCal” was high, 
the column decoder would not only activate the selected column, it would also close the 
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 switch Scal of that column, which would initiate the calibration. After the calibration Scal 
would again be opened, returning the chip to read-out mode. 
The only optimization that was needed for the layout of these components was to make 
them match the pitch of the pixel array. Apart from that, they were separated from the pixel 
array by a buried deep-p-well that stopped any digital noise from slipping into analog data 
interconnects. The power connection and GND of the decoders were also separated from 
their analog counterparts. 
The circuit diagrams of the decoders and MUX’s can be seen in the following sections, since 
they were very similar to those of Zulfiqar’s. 
Figure 26 shows the micrograph of the completed chip. The sections introduced in the 
sections before can clearly be seen. 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 26. Micrograph of Calibur 
   
64x64 pixel array 
64 amplifiers 
8 8-to-1 MUX‘s and 
output buffer 
         
        
        
        
        
        
        
        
 Column 1…64 
R
o
w
 1
…
6
4
 
64x64 Pixel Array 
Individual pixels 
 
 
 
 
 
 
 
 
A
m
p
li
fi
e
rs
 1
…
6
4
 
 
1
…
8
 8
-t
o
-1
 M
U
X
‘s
 
 
1
…
8
 O
u
tp
u
t 
b
u
ff
e
rs
 
 
Column decoder 
 
R
o
w
 d
e
co
d
e
r 
   
 
 
 
C
u
rr
e
n
t 
S
o
u
rc
e
 L
o
a
d
 
I/O ring with ESD protection 
3.1.3   Zulfiqar 
The floor plan of Zulfiqar (figure 27) resembles strongly to Calibur’s. The main idea behind 
the design of this chip was to improve the quality of the measured signal while keeping 
favorable features of Calibur such as the high-density bi-directional pixel array as well as 
making as much use of the already implemented external read-out systems as possible to 
accelerate development work. Just like Calibur, Zulfiqar also has a 64x64 pixel array, in which 
each sensor pad can be used to record signals and stimulate cells. However, the internal 
circuitry of these pixels have undergone a full re-design, as will be explained in following sub-
sections.  
Figure 27. Floor-plan of Zulfiqar’s layout. The chip size is 3.5x3.5mm. 
 The changes in this primary analog component of the chip also made a re-design of all 
following components, meaning the amplifiers and the output buffer necessary. The digital 
circuits did not need any changes, as usual concerns in digital circuits such as speed and 
power consumption are of little importance on such an IC, as the input signals we are 
dealing with are in the kHz range and the chip does not run on a battery, thus making power 
saving an unimportant issue. However, the change of technology from the 500nm node to 
the 350nm, which will be explained below in more detail, required the drawing  of mask 
layouts for all components of the chip, thus making the development of the Zulfiqar far more 
than just a re-design of Calibur, due to a complete new set of design rules and 
considerations. 
Simulations run with IC 5.1.41 on the full signal path of Calibur and electrical 
characterization measurements have clearly shown that the on-chip amplification provided 
by Calibur is very little. While this disadvantage could theoretically be amended by coating 
the sensing pads with a very thin layer of a high-k material or material combination to create 
a very large Csense ,long lasting experiments with a variety of materials and their 
combinations have shown that this not an easy task (see results). A comparison of our work 
with other groups [67] also supported the idea, that the increase of the amplification 
provided by the chips circuitry and not by the materials on it, should be the key to improving 
signal quality.  
Amplification of acquired analog signals is based on the idea of an amplifier chain depicted in 
figure 28. Since analog signals are very susceptible to noise, it is imperative to amplify them 
immediately after acquisition. This first amplification is usually achieved by simple, single-
stage amplifiers, used as a pre-amplifier stage, that provide no more than 40dB of gain. If 
necessary, a second main amplification stage, composed of more complex circuitry such as 
operational amplifiers usually follows the first amplification stage, providing much higher 
gain. The amplifier chain is ended by a final stage, an output buffer, that provides a low gain 
(usually unity gain) but also a low output resistance to give the whole amplification system a 
low RC constant. 
 
  
Figure28. Concept of amplification chain for analog signal acquisition. 
 
This idea was the corner stone to the realization of Zulfiqar. Calibur was based on the idea of 
converting a voltage input signal into a current inside each pixel, which was amplified 
outside of the pixel and converted into a voltage off-chip. Pre-amplifiers in Zulfiqar’s pixels  
on the other hand amplified the acquired voltage inputs directly, after which the main 
amplification stage followed. The final stage of the amplifier chain, the output buffer was 
optional, it could be disengaged if it was not needed. 
3.1.3.1   AMIS 0.35 I3T25 
As rather conservative choice, the technology chosen to succeed the 500nm technology 
used in Calibur was the AMIS0.35μm I3T25. While the technology spectrum available to 
Europractice customers reaches beyond the 100nm threshold, it is known that noise in 
MOSFETs increase with smaller gate dimensions [68]. Furthermore, the increasing costs of 
smaller feature sized technologies also made them less attractive for a purely research based 
non-profit project. 
Apart from the smaller feature size, the AMIS0.35μm I3T25 technology provided some 
additional and interesting features as well. The whole technology is based on the idea of 
generating electrically insulated wells by using deep-p-well’s to frame and isolate areas of 
interest. The principal purpose of such wells is to enable the integration of high voltage IC’s 
(up to 25V) with more conventional CMOS components operated at 3.3V. The ability to 
electrically insulate critical areas of the circuitry from the rest of the chip however is also an 
asset for cutting down on noise introduced to such areas from other components of the 
ASIC. This feature was used extensively during the design of Zulfiqar.  
Table 3 shows the general characteristics of AMIS0.35μm I3T25. Figure 28 explains the 
concept of deep-p-wells by showing a cross-section of the technology.  
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Table 3 Main characteristics of AMIS0.35 μm I3T25 [69] 
Wafersize 8 inch 
Substrate type n-epi on p 
Isolation LOCOS 
Poly layers 1 
Poly pitch 0.85 μm 
Metal layers 5 
Metal pitch 1/1.1/1.1/1.1/1.4 μm 
Gate oxide thickness 7 nm 
Operating voltage 3.3/25 V 
 
 
 
 
 
 
 
 
 
Figure 29. Technology cross-section of AMIS0.35μm I3T25 [69] 
  
As it can be seen in figure 29, the deep-p-weel’s reach from the n-epi device layer on top of 
the wafer down to the undoped silicon substrate. In order to prevent them from having 
uncontrolled floating voltages, they are connected using p-wells, which themselves can be 
connected by metal 1 or poly to set their potential. Since the deep-p-well’s reach down to 
the substrate, the potential they are usually placed at is GND. The prospect of creating 
isolated frames of n-epi silicon on the same chip however allows a perfect insulation of the 
individual areas from one another. This aspect is used in Zulfiqar to separate the pixel array, 
main amplification stage, current source and mirrors, decoders, multiplexers and output 
buffers from one another. Additionally, a large deep-p-well frame that framed the entire 
chip core, separating it from the I/O ring was also added. 
 
3.1.3.2   Pixel array 
Just like with Calibur, Zulfiqar’s 64x64 pixel array formed the core of the chip. As depicted in 
figure 30, each pixel consisted of 6 transistors. The idea was, as mentioned before, to 
implement an amplification stage directly into the pixel. This was realized using the most 
simple single-stage voltage amplifier in existence, an NMOS in the so called common-source 
configuration. Figure 31 shows the text-book concept of the common-source-amplifier (CS-
amplifier). It is assumed, that the NMOS is already biased at a certain DC working point and 
that the amplifier system is in the small-signal operation mode. A minor change of the input 
voltage Vin will result a large change in the drain-source current Ids of M1, which will reflect 
as a large change of voltage across the resistor R1. Since the output voltage Vout is 
determined by the difference of the supply voltage Vdd and VR1, the small input voltage will 
be reflected as an amplified output voltage at Vout. 
 
 
 
 
  
 
 
 
 
 
 
 
 
 
Figure 30. Circuit diagram of one pixel of Zulfiqar  
 
 
 
 
 
 
 
Figure 31. Text-book example of the common-source amplifier circuit (left), common-source 
amplifier with an active load (right) [54] 
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 In CMOS technology most lumped electronic components are generated using MOS-Gates. Is 
is possible to generate resistors, however there are 2 major issues with them: They cover 
very large areas and they cannot be produced accurately. Technical documentation about 
the AMIS0.35μm I3T25 provided by IMEC shows, that variances of up to 20% from the 
targeted resistance value can occur, when implementing polysilicon resistors. In 
applications, such as voltage dividers, where the ratio of 2 or more resistors is of more 
relevance than the exact value of the resistances, this effect can be cancelled out by abiding 
certain design rules and placing the resistors of interest closely to each other to improve 
matching. In our case however, the value of the resistor in the CS configuration directly 
affects the gain of the amplifier. In a matrix of 64x64 pixels that would stretch over almost 
1000μm of chip area, it would be impossible to reliably create resistors, that would match 
even closely. Therefore, a different approach was pursued to implement a CS-amplifier in 
each pixel. 
The resistor in figure 31 (left) presents a passive load to the amplifying NMOS transistor. It is 
possible to replace this passive component through an active one, such as a MOSFET in a 
diode configuration, which would serve as a resistor, or through a voltage-controlled-
current-source (VCCS). This configuration is called “CS amplifier with an active load”. The 
single-stage amplifier in the pixels of Zulfiqar was realized using CS amplifiers, that were 
loaded with current sources. Figure 31 (right) shows the general idea of this circuit.  
A very important goal that was to be kept in mind, when developing Zulfiqar, was to retain 
its “high-density” feature. The size of electrogenic cells such as neurons and HL-1 cells vary 
between 10-20μm, and this is why the size limit we had set ourselves for a pixel was 
20x20μm. To abide by this specification, it was decided to keep the load outside of the pixel, 
since the realization of a stable VCCS required a MOSFET (NMOS in our case) of considerable 
size [70]. Furthermore, the pixel was to be designed as a differential circuit to eliminate most 
of the noise added to the input signal by the transistors and interconnects in the pixel. These 
considerations led to the circuit depicted in figure 30.  
Each pixel contained, as already mentioned, 6 NMOS transistors, divided in 2 almost 
identical branches (measurement branch and reference branch) of the circuit, due to the 
differential design of Zulfiqar. The most important of these transistors was, as with Calibur, 
the measurement transistor M1measure (in the measurement branch), which also provided the 
 gain of the amplifier. The gate of this transistor was connected to a metal sensing pad (metal 
5, top metal layer) on the surface of the chip, serving as the input port to the CS-amplifier. 
This same floating gate approach was also used in Calibur. The remaining 2 transistors 
M2measure and M3measure were used as digital switches to change the operation modi of the 
pixel. The same circuit was used in the reference branch, the reference branch of the pixel, 
the only exception was, that the gate of M1ref was not connected to a sensing pad. 
Zulfiqar had, just like its predecessor, 3 operation modi: 1) Calibration, 2) Read-out,              
3) Stimulation. In the calibration mode, the switches M2measure , M2ref, M3measure  and M3ref 
were closed, thus forcing M1measure and  M1ref  to operate in a diode configuration. During 
this stage, the current generated by the voltage-controlled-current-source (VCCS) and 
mirrored into the 2 branches of the pixel circuitry was forced through M1measure and  M1ref , 
setting the DC-working point of the pixel. After the calibration, the calibration switches 
M2measure and M2ref were opened, while M3measure and M3ref, which were the column 
selection switches, remained closed, taking the pixel into the active reading mode. In this 
mode, M1measure and M1ref  operate as a CS-amplifiers at a pre-set DC working point in the 
small-signal operation mode. A voltage change in the cleft between the surface of the chip 
and the cell membrane situated above the sensing pad, induced by the electrical activity of 
the cell, would be amplified by the measurement branch. During the calibration, M1ref  in the 
reference branch would also be brought to the same DC working point as the measurement 
transistor M1measurement ,but since M1ref had no access to the outside world, no small signal 
voltage change would be applied to its gate. Both the output of the reference branch and 
the measurement branch would then be led out of the pixel using metal 3 interconnects. 
Every row of the 64x64 matrix had only one long interconnect for each branch, but since 
only one column of the matrix would be active at any given time, these interconnects would 
be used by a single pixel at any given time. The DC output of the reference branch would 
later be used as one of the differential inputs of the second and main amplification stage. 
The layout design of the pixel had to be done while taking great consideration of certain 
concerns such as high spatial resolution, avoiding mismatches between the measurement 
and reference branch of circuitry, avoiding the introduction of much noise to the 
measurement signal and providing a high gain. These specifications made the creation of the 
 layout of this section of the chip a very challenging task, during which both the circuit and 
the layout itself were changed several times, before a satisfying result was achieved. 
Comparison of Zulfiqar’s pixel circuitry with similar chips of other groups show that it 
provides a compromise to meet as many of these specifications as possible. While the active 
pixel sensor chip of [66] provides a very high gain by implementing an entire operational 
amplifier directly into the pixel, the area consumed by the pixel is very large, which greatly 
reduces the spatial resolution. The works of [71] provide systems with a higher resolution, 
but they lack the in-pixel amplification capability of Zulfiqar. Following specifications were 
set while creating the pixel of Zulfiqar. 
1) Gain: 50-60  
2) Size: 20μm (maximum) 
3) Differential structure, matching improvement 
4) As few metal layers as possible  for power and data transfer 
Until satisfactory results were achieved for both circuit simulations (gain and noise 
measurements) and layout size, numerous optimization loops had to be run. Although 
AMIS0.35μm I3T25 provided 5 metal layers, it was deemed as beneficial to bury the sensitive 
components of the circuit as deeply as possible into the substrate, shielding them from the 
effect of any noise introduced by the outside world or from the effects of the electrolyte 
liquid, that may enter into the cracks on the top passivation. Therefore, only 3 of the metal 
layers (metal 1, 2 and 3) were used for data and power transfer. Metal 4 was an 
“abandoned” level, serving only as a pass-through for the connection of the measurement 
transistors gate to the metal 5 sensing pad. Metal 5 was exclusively reserved for the sensing 
and  I/O pads. 
Figure 32 shows the layout of a so-called super-pixel. Just like with Calibur, the pixels were 
mirrored and attached into 2x2 groups that would share their large p-wells, thus saving 
space and increasing spatial resolution. Furthermore, looking into the individual pixels, one 
can see that the measurement transistor and its sister reference transistor were created 
using a 1-dimensional common source method (which will be explained later in this chapter)  
in full detail, to improve matching between them. The gates were also interdigitated into 2 
halfs in order to create a more compact design and reduce the effect of possible fluctuations 
of gate oxide thickness over a larger area. Due to their rather small gate size and the close 
 proximity of these transistors to each other no further efforts to improve their matching was 
taken.  
 
 
 
 
 
 
 
 
 
 
  
 Figure 32. Mask Layout of Zulfiqar super-pixel. Each pixel measures 18x18μm in size. 
 
The digital transistors that served as switches for column selection and calibration (on the 
right hand and left hand side of the layout) were realized in a very simple fashion, since their 
matching was considered to be rather irrelevant. Nonetheless, to provide a symmetrical and 
small layout, they were also placed using the minimum of all the distances the AMIS0.35μm 
I3T25 design rules allowed.  
The pixel was a critical area, where the very weak analog input signals were acquired and 
amplified for the first time, therefore, the risk of corrupting the signals with noise added by 
the transistors was considerable. 2 kinds of noise were considered to be posing an especially 
high source of risk: 1/f noise introduced by the transistors, especially the measurement 
transistor itself and the digital noise introduced by the constant switching of the remaining 
transistors in the pixel. Normally, most IC’s feature an analog core and a digital core, each 
Guard rings 
 
Single pixel 
 containing either analog or digital systems, in order to isolate these 2 realms from each 
other. In our case, this was not possible, but a separation of the digital and analog systems 
was implemented within each pixel by using a guard ring (Yellow rectangle crossing each 
pixel). The 2 analog transistors had their own insulated area of substrate and a separate GND 
connection, which avoided the introduction of the noise through a common GND node 
shared with digital components. The 2 GND’s, GNDDIG and GNDAN were routed separately 
using different I/O pads to the control hardware outside of the chips, where they were 
united to provide a system with a singular and stable GND connection. Furthermore, great 
care was taken to minimize cross-overs of interconnects carrying digital signals with ones 
carrying analog ones. When crossovers could not be avoided, it was given care, that the 
crossing would not involve 2 subsequent metal layers (such as metal 1 and 2) but rather 
layers separated by more than one layer of inter-metal-dielectric IMD (such as metal 1 and 
3). The areas of the crossings were kept to a minimum to reduce the coupling capacitances. 
All these precautions were taken to minimize digital noise that would be coupled to the 
acquired and amplified input signal.  
To prevent any damages to the gate oxides of the transistors in a pixel during plasma etching 
or later plasma activation, all gates were secured by ESD-diodes. These diodes would lead 
any charge accumulated on metal structures serving as antennas (Antenna rule) [54] during 
plasma etch processes back into the substrate. Without these diodes, if the metal 
“antennas” are connected to the gate of a transistor, the charge they carry could break the 
gate oxide, permanently damaging the MOSFET.  
3.1.3.3   Current source and mirror 
Each row of the 64x64 matrix of the pixel array had one VCCS and 2-branch current mirror 
assigned to it. Since only one column of the matrix was active (in read-out mode) at any 
given time, the VCCS and the current mirrors would be serving only one pixel at a time. The 
current source was designed as the load of the CS-amplifier in each pixel, however to 
improve spatial resolution, it was placed outside of the pixel array.  
Figure 33 shows the circuitry of the current mirror and the VCCS. The VCCS was designed 
very simply as a single wide NMOS transistor, the gate of which served as the control port 
for the value of the current generated.  
  
 
 
 
 
Figure 33. Circuit diagram of the 2-branch current mirror and VCCS. 
 
Since the current mirror has to drive both branches of the pixel circuitry with the same 
current, care had to be given to minimize the mismatch between the PMOS transistors, that 
performed the mirroring of the generated current. The very large size of the transistors used 
in this component however made the use of the 2 dimensional common centroid method 
difficult (method will be explained in 3.1.3.4), as this would result in a layout, that would 
have equal but certainly large dimensions on both x- and y-direction. Since the VCCS and 
current mirror had to match the size of a pixel however, this would have to mean that the 
pixel size would also need to be increased substantially, which would reduce spatial 
resolution of the chip. Therefore, the layout was designed using interdigitation of gates and 
splitting of large transistors into multiple devices (Principle is shown in figure 34). This 
method created a “longer” but also “less wide” layout, which had the exact same pitch as 
the pixels. Furthermore, since the pixel array was arranged into the so-called super-pixels in 
order to preserve space, the VCCS’s and current mirrors were also put together in an 
alternating fashion.  
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Figure 33. Interdigitation of large transistors into multiple gates to improve matching [54] 
Figure 34 shows the layout of the current mirror and source according to figure 33. Since the 
basic building block for the pixel array was a 2x2 super pixel, the current mirrors and sources 
were also assembled to blocks of 2 rows, as it can be seen in figure 34. The interdigitation 
necessary for improving the matching between the mirror transistors can be seen on the 
right hand side of the layout (3 matching transistors). 
 
 
 
 
 
 
 
Figure 34. Layout of the current mirror and source 
 
3.1.3.4    Amplifier 
The amplifier bank of Zulfiqar was designed as a regular differential amplifier with a 
differential-input-to-single-output configuration. While it would have been beneficial to 
design the output also as differential, this would have prompted a series of changes in the 
intended design of the chip (floor-plan similarity to Calibur) and its read-out electronics, 
since Calibur was not designed in a differential fashion. Figure 35 depicts the circuitry of the 
differential amplifier. Due to the low frequencies of cellular signals, there was no risk for the 
amplifier to start to oscillate at high input frequencies. This is why a feed-back circuitry, 
M1 M2 M1 M2
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 found in many applications to stabilize the amplifier was omitted, since this would only 
reduce the maximum gain achievable with the amplifier. The gain of the main amplifier stage 
could be adjusted through the VCCS, that was used in it. The analog control voltage Vbiasamp , 
that was steered the gate of M9 could be set using the external control and read-out 
electronics, which will be explained in the next chapter.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 35. Circuit diagram of the main amplifier stage of Zuliqar 
 
An important design consideration of the main amplifier stage was the use of “common-
centroid” layout method. Matching of transistors is an extremely critical issue for 
components such as current mirrors and differential amplifiers, in which the circuit can 
perform its intended task only when the 2 input transistors match perfectly. There are 
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 different methods to improve matching and cancelling out effects of dopant concentration 
fluctuations, oxide gradients etc. While methods such as interdigitation (introduced in 
3.1.3.3) can balance out such effects in one dimension (x or y), the common-centroid 
method creates 2 devices around one common center, as the name implies, thus cancelling 
out process variation effects in both x and y dimensions. Since the main amplifier stage was 
one of the most critical components of the whole IC, great care has been taken to improve 
the matching in this component. Using this method, the differential amplifier was created in 
a fully symmetrical fashion. 
Figure 36 shows the principal realization of this method. The 2 devices M1 and M2 have 
been divided into 4 gates of equal size each, which have been arranged alternatingly around 
the same center. 
 
 
Figure 36. The principle of the common-centroid layout method [55] 
 
Figure 37 shows the layout of the main amplifier. It can be seen, that the 4 transistors 
forming the differential amplifier were created using the common-centroid method, creating 
a perfectly matched circuit. The VCCS and current mirror used for the driving of the amplifier 
was deemed to be less critical for balancing the matching, and coupled with the fact of their 
very large gate sizes, only interdigitation was used for their layout. 
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Figure 37. Layout of the entire differential amplifier (Top) and the amplifying matched 
transistors arranged in as a common-centroid layout (Bottom) 
 
The last stage of a regular amplifier chain is an output buffer, that provides little or no gain 
at all, but decreases the output resistance in order to shorten the time constant Rout*Cout. 
This is especially important, if the system has to process high frequency signals. The most 
simple component, that would meet the specifications given above would be a source 
follower. This component, in its most simplistic way formed by a single transistor, reflects 
the voltage applied to its gate almost identically to its source port – in theory at least. In 
practical applications however, the gain provided by a source follower is less than 1, thus the 
follower dampens the amplification. Furthermore, the voltage is reflected to the source with 
a dc-offset, which could become an issue in a system, that has a limited voltage compliance, 
such as an IC. But it very effectively reduces the output resistance seen by the load that the 
amplifier drives. 
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 Since the load driven by the IC was no larger than the mere input of another OPAMP, there 
was no certainty of the need for such an output buffer at the time of the chip design. It was 
added as a safety resort, but since it would have reduced the overall gain of the system, a 
switch was implemented between the output of the differential amplifiers and the gate of 
the source follower. If needed, the switch would route the signal into the source follower, 
however, if there was no need for it, the output voltage of the amplifiers would be sent to 
the I/O pads directly. The switch was controlled by a digital input provided by the control 
hardware. 
Figure 38 shows the source follower with the digital switch preceding it. 
 
 
 
 
 
 
 
 
 
Figure 38. Source-follower (M16) with the digital path selection circuit. 
 
3.1.3.5   Decoders 
2 decoders were placed on the lower and right hand side of the 64x64 pixel array. One of the 
decoders had the task to select one of the 64 columns as the active read-out column 
(column decoder), while the other one was only needed during the stimulation mode, to 
select a single row out of the 64 in addition to the already selected column, thus selecting 
one individual pixel, through which the stimulation would occur.  
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 Both decoders were very similar in circuit design and layout. Since speed and power 
consumption were no issues, due to the rather low frequencies the chip was operated at and 
the power source of the chip being connected to the electrical network, only the spatial 
resolution was to match the pixel array. To keep the design and layouting work of the 
decoders simple, a very direct approach, just like with Calibur, was taken. The core of both 
decoders is formed by a row of 64 6-fan in NAND gates, the outputs of which are connected 
to an inverter. These two gates together form 6-input AND gates. There are 6 digital control 
signals which determine the output of the decoders. These 6 signals are given to the IC from 
the external control hardware and are available on the chip both in their original and 
inverted state. These 12 signals are fed to the individual AND gates according to their 
number (from 0 to 63). For instance, the first column of the matrix was designated as 
number 0 and the AND gate controlling it was fed with the inverted states of the 6 external 
digital input signals. Only when all of these signals had the value of 0, which would give their 
inverted counterparts the value of 1, the AND gate would return an output of 1, thus 
selecting the column. The wiring of all the 64 AND gates from the 12 available signals was 
done manually. 
In addition to this, the column decoder also had to control the calibration sequence of the 
columns. To achieve that, another 2-fan in AND gate has been added to the output of the 6-
fan in AND gate. One of the inputs of this second AND gate is the output of the first one, 
while the other input is provided by the calibration signal (pixcal), that is provided by the 
external control hardware and inverted on the chip 3 times using a chain of inverters. If both 
inputs of the second AND gate are 1, then the output will also be a 1, which would set the 
selected column into the calibration mode. If the calibration input of the AND gate is a 0, 
then the selected column will be in the active read-out mode. 
Figure 39 shows the circuitry of the row decoder, figure 40 the column decoder..  
  
Figure 39. Circuitry of the row decoder. Circuit diagram applies to both Zulfiqar and Calibur. 
 
 
Figure 40. Circuitry of the row decoder. Circuit diagram applies to both Zulfiqar and Calibur. 
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 3.1.3.6    Multiplexer 
During any measurement, Zulfiqar would generate, assuming that only one column was 
being read out, 64 analog outputs. Assigning an individual output pad to all of these would 
be sheer impossible, therefore a set of 8 8-to-1 multiplexers operated at much higher 
frequencies than the cellular signals would switch the 64 output signals between the 8 
available pads. Just like with the decoders, neither speed nor power consumption were the 
focus of optimization, only the size of the layout had to match 8 rows of the pixel array.  
The multiplexers were designed as very simple NMOS transmission gates. The control signals 
for turning them on were fed to the chip via the external control hardware. Figure 41 shows 
the circuitry of the 8-to-1 multiplexers used in Zulfiqar. 
 
 
 
 
 
 
 
 
 
 
 
Figure 41. 8-to-1 Multiplexer used in Zulfiqar. Diagram also applies to the MUX of 
Calibur,with the exception of the gate sizes 
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 3.1.3.7   Test-Circuits 
Being the second chip of its generation, Zulfiqar carried less test circuits than its 
predecessor. Only 2 such circuits were implemented in the vacant area between the chip 
core and the I/O ring at the perimeter. 
1) A super-pixel with 2 attached differential amplifiers 
2) A single floating-gate NMOS, same size and geometry as the measurement transistor 
of the pixel circuit 
The idea behind the implementation of a super-pixel with the amplification stage connected 
to it was to test the functionality of the pixel circuitry without the complexity of the whole 
array. Unlike with the array, the selection of the 2 available rows and columns was made 
directly with digital inputs provided from the control hardware, there were no decoders. 
Also, the outputs were not sent through MUX’s, but could be read out simultaneously.  
The second test circuit implemented was the single floating gate transistor. Unlike the 
measurement transistors in the pixels, the gate of this transistor was not connected to the 
surface through vias, instead each of its 3 ports were connected to I/O pads, which would 
allow measuring its output and transfer characteristics.  
Finally, the figure 42 shows a micrograph of the completed chip. Comparing it with the floor-
plan of Zulfiqar, the individual components of the layout can easily be identified. 
 
 
 
 
 
 
 
 
  
 
 
 
 
 
 
 
 
 
 
 
 
Figure 42. Micrograph of Zulfiqar 
 
3.1.4   Fingerprint Sensor FPC1011F 
The third and final IC, that is going to be introduced here is the FPC1011F from the company 
Fingerprints. As the name suggests, the primary role of the sensor was the reading of 
fingerprints, and along with a given development board and pattern recognition software, it 
could identify prints from different fingers. In our case however, the sensor was used with a 
different, in-house designed and built control and read-out hardware, to recognize voltage 
pulses applied to an electrolyte placed on it.  
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 To understand the similarities between the circuitry of the FPC1011F sensor and the 
principles used in Calibur and Zulfiqar, we should first take a look at the general function 
principles of a fingerprint sensor. 
There are different methods for digitally acquiring the fingerprints of a person. The 4 
dominantly used methods are called [72]: 
1) Charge sharing 
2) Charge transfer 
3) Feedback capacitive 
4) Sample and hold  
The FPC1011F sensor was based on the charge sharing principle, which is similar to the 
floating-gate concept, and therefore this is the method that is going to be elaborated here. 
The figure 43 shows the principle of the charge sharing method while figure 44 depicts the 
general circuitry of a fingerprint sensor based on charge sharing. The real circuit plan of the 
FPC1011F sensor cannot be displayed here due to the confidentiality the company 
Fingerprints enforces on its product. 
 
Figure 43. Principle of fingerprint reading using the charge-sharing method 
 
  
Figure 44. Improved implementation of the charge-sharing circuit 
 
In the first phase, called pre-charging, the switches S1 and S3 in figure 43 are closed while S2 
is open. During this period, the parasitic capacitances Cp1 and Cp2 are charged up to V1 and 
V2. In the following phase, called charge sharing, the switch S2 is closed, while S1 and S3 are 
opened. Now, the charges stored in both capacitances are shared among them. At the end 
of this phase, the voltages on both capacitors are equal to VN1=VN2=Vout. This voltage 
depends on the input capacitance Cs and can be calculated as shown in formula 15: 
 
Vout = Cp1 ∗ V1 + Cp2 ∗ V2 + Cs ∗ V1Cp1 + Cp2 + Cs  
Formula 15. Output voltage of the charge-sharing circuit 
 
The input capacitance Cs is determined by the part of the finger touching the sensor pad – it 
can be either a ridge or a valley. 
 Since the value of the parasitic capacitances can shift from one pixel to another due to 
process fluctuations, controlling them is important to guarantee the functioning of the 
circuit. Moreover, the more they exceed the value of Cs, the smaller the change in the 
output voltage Vout is going to become, which would reduce the chips sensitivity. The circuit 
depicted in figure 44 shows a circuit that can circumvent this problem. The switches S1, S2 
and S3 were realized as the NMOS pass transistors M1, M2 and M3. A metal 2 line just 
underneath the actual sensing pad isolates the transistors and the substrate from the 
surface. While this metal line forms 2 additional parasitic capacitances (Cp3 and Cp4), Cp3 is 
kept uncharged using a unity follower, that keeps the metal 2 line at the same potential as 
the sensing pad. Cp4 is charged using the output of the operational amplifier U1. The idea of 
using this circuit is to create smaller and more precisely defined parasitic capacitances Cp1 
and Cp2. Subsequently, the output voltage Vout is then digitized using a comparator.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 4  Control and Read-out system 
The previous section has explained the circuitry and functionality of all 3 ASIC’s used in our 
institute. Each of these ASIC’s has its own control and read-out system. While these off-chip 
systems share similarities for Calibur and Zulfiqar, due to the similar nature of the chips, the 
control hardware of the fingerprints sensor features a different structure. In this section, 
these hardware systems will be explained in detail.  
4.1   Calibur/Zulfiqar 
The mixed signal design of both Calibur and Zulfiqar demanded external systems capable of 
setting both digital inputs required for proper addressing on the chip as well as analog 
voltages for determining the working point of the circuit. Furthermore, processing and 
interpreting the measurement data was also to be handled by these systems. The 
specifications set for the external control and read-out hardware could be summarized as 
follows: 
1) Setting the fast switching digital inputs (decoders and multiplexers) 
2) Setting the analog bias voltages for working point determination 
3) Providing precise timing between the multiplexing and digitizing operation 
4) Conditioning raw analog data for digitizing  
5) Digitizing the data 
6) Visualization of measurement data 
One of the main problems the system would have to tackle was timing issues. The correct 
sampling of the data and the simultaneous switching of the digital inputs had to be provided 
for the proper operation of the chips. Since neither Calibur nor Zulfiqar were equipped with 
on-chip ADC’s, analog data was sent off the chip for digitization. However, as it was 
described in the chapter 3 a single output channel of the chip served 8 rows of the pixel 
array simultaneously. These rows were multiplexed to the output channel using on chip 
MUX’s. Thus, the correct sampling of the data would require the external system to control 
the inputs of the multiplexers and the ADC system with perfect timing. This would mean, 
that the ADC would have to sample and save the analog voltage introduced to its inputs 
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exactly during the multiplexing time window of each of the 8 rows served by one output 
channel of the chip. 
Furthermore, all the digital inputs on the chip would have to be switched simultaneously to 
ensure synchronous operation of the multiplexers and the decoders. The use of a single 
microcontroller (μ-contoller) would not fulfill  this requirement, since the processing of a 
program code that would set the digital outputs of the controller to the provided values not 
allow the inputs on the chip to change simultaneously. Instead a component with a wide 
enough register that would set all the required voltages at the same time was required. 
Figures 45 and 46 show the overall structure of the external hardware used for both IC’s.  5 
individual components can be identified for each of them: 
1) High-density CMOS chip (Zulfiqar or Calibur) 
2) Head-stage 
3) Analog digital converter (NI FlexRIO or ADwin, see further explanations below) 
4) User PC with custom-made user software for data visualization and control.  
5) Patch-Clamp Amplifier 
 
 
 
 
 
 
 
 
Figure 45. Overview of the Zulfiqar external hardware system 
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Figure 46. Overview of the Calibur external hardware system 
 
In the following sections, all components of the read-out and control system are going to be 
introduced (with the exception of the patch clamp amplifier, which was not developed 
specifically for this project). To provide a better understanding and enable a direct 
comparison, the systems of Calibur and Zulfiqar are going to be explained together, since 
they share several key components.  
4.1.1   Head-Stage 
Figure 47 shows the head-stages used for Calibur and Zulfiqar (Both had individual head-
stages, since both used the same type of casing however, only a single picture was added 
here). The CPGA’s of both chips were inserted into a 121 pin socket in top of the head-stage. 
A peltier element glued on a piece of thermally-conductive silicon (KU-TXE200, Kunze Folien 
GmbH, Oberhaching, Germany) provided a heat source for the chips, prolonging the survival 
of cells cultured on these chips. The temperature on both the head-stage casing and the 
CPGA could be monitored and adjusted. 
In the head-stage itself there were 4 PCB’s. The 2 most critical of these also contained the 2 
key components of the head-stage:  
1) A TINY-Tiger2 (TT2) advanced multi-tasking capable microcontroller (Wilke 
Technology, Aachen, Germany) (Figure 47) 
2) An FPGA used primarily in a sequencer role (Spartan 3, Xilinx) (Figure 47) 
 
  
 
 
 
 
 
 
 
 
Figure 47. Head-stage containing the FPGA and microcontroller 
 
The head-stage was designed to be in charge of setting all digital and analog voltages 
required for the proper operation of the chips and the conditioning of analog output 
voltages from them for further processing. Furthermore, it was necessary to have a perfect 
timing between the sampling of analog output voltages and the control of multiplexers, 
since, as it was explained in the previous section, 8 rows of the pixel array were multiplexed 
to one output channel on the chip. Additionally, all supply voltages of the ASIC’s were also to 
be set and maintained by the head-stage. 
The microcontroller TT2 was used for setting all analog bias voltages for the on-chip 
amplifiers, current sources and mirrors and buffer circuitry. A series of commands listed in 
appendix C were implemented in the TIGER-BASIC programming language used for these 
microcontrollers to be able to set the individual voltages. These commands could be issued 
through the custom-made LabView user software and transferred to the μ-controller using a 
universal serial bus (USB) interface.  Supply voltages used by the chips were generated by 
16-Bit DAC’s (LTC2600, Linear Technology, Milpitas, USA) which were also controlled by the 
TT2.  
The FPGA was in charge of controlling all of the digital inputs required by the decoders and 
multiplexers. 6 registers with different widths were implemented using VHDL in the FPGA, 
the most important of which was 40-Bits wide word. The FPGA was also to tackle the data 
sampling timing problem. The 40-Bits register simultaneously controlled the state of the 
decoders, multiplexers and the trigger input of the ADC. Therefore, the sampling of the data 
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 could be initiated at the exact same time, when the multiplexer connected one of the rows 
to the output. Figure 48 shows the distribution of these 40-Bits for both Calibur and Zulfiqar. 
The green colored bits in Zulfiqar’s 40-Bit register have also been used in Calibur’s head-
stage in the exact same role. The red colored bits are the new ones. Calibur’s 40-Bit register 
is extensively explained in [29], so it will not be re-elaborated here. 
The colsel and muxsel bits of Zulfiqar were responsible for selecting a certain column and 
switching one of the 8 rows connected to a multiplexer to the output pad, respectively. The 
bit pixcal was set to low, when the selected column had to be calibrated, when it was set to 
high, the column was active and ready for the read-out. Vcoltest and vcaltest were the 
digital selection inputs for the super-pixel test circuit and its attached amplifiers. TriggerADC 
was responsible for sending the signal to the ADC, that a sample, or rather a certain number 
of samples, should be taken and saved. The repeat bits were used, just like with Calibur, to 
prolong the duration of time, during which a given register bit combination would remain 
active on the input pads of Zulfiqar. The CMD bits were used to differ between regular 
commands (0000), stimulation commands (0001), which would be composed of 2 
subsequent 40-Bit words, one of which would define the row and column (thus the exact 
pixel) to be activated, while the 2
nd
 word would provide the simulation duration. Finally, 
using the CMD-combination (0010), jump commands could be executed, which were 
necessary since each FPGA program had to end with a jump to a valid sequencer address, 
which was usually the address 0. 
 
 
 
 
 
 
  
 
Figure 48. The 40-Bit register setting the digital inputs for Zulfiqar (bottom) and Calibur (top) 
 
 
Another duty of the head-stage was the pre-processing of the raw analog signal from the 
chips for further processing (digitizing). Since  Calibur and Zulfiqar provided different kinds of 
outputs, the buffering and conversion circuitry used for these 2 ASIC’s are also different. 
Figure 49 shows the current to voltage converter used to convert the output current of 
Calibur into a voltage and to buffer it, before it is sent to the ADC.  The bipolar transistor 
BSR14 is used as a current source, that provides the input current, that flows into the Calibur 
chip. The voltages Vi is used to set the amount of current generated. The voltage Vcomp is 
used to set the DC level of the output voltage generated by converting the input current of 
Calibur. This is necessary due to the input voltage restrictions of the ADC component. 
 
 
 
  
Figure 49. Off-chip buffer and signal conditioning circuitry of Calibur’s headstage 
 
Zulfiqar could either generate an output voltage, as was the case in most of the 
measurements performed with it, or through the use of an on-chip output buffer, it could 
convert its output voltage into a current. In either case, the circuitry in the external 
hardware had to be adapted. Figure 50 shows the circuit used to buffer the output signals of 
Zulfiqar. Since the source follower that would perform this conversion was never used for 
experiments, the standard buffer circuitry in use was designed to handle output voltages 
rather than output currents. In the case of an output current, the 3kῼ input resistor would 
be connected between the analog output of Zulfiqar and the virtual ground, thus converting 
the output current into an output voltage. 
 
Figure 50. Buffer circuitry of Zulfiqar 
 4.1.2   ADC 
After being buffered or converted in the head-stage, the analog output data was sent to an 
ADC. Calibur and Zulfiqar used different digitizing systems, both of which will be introduced 
in this section.  
In both cases however, the most important feature the ADC had to possess was the 
capability of external triggering. For Calibur, a system called ADwin-Prolight 2 (Keithley 
Instruments, Cleveland, USA) was chosen. ADwin was equipped with 2 16 Bit ADC modules, 
each of which had 4 input channels (shown in figure 51) The entire system could digitize the 
8 output channels of the Calibur simultaneously. The input channels of the ADC were 
differential, which was beneficial in reducing the noise that would be coupled to the analog 
voltages during their transfer from the head-stage to the ADC. Each module was equipped 
with 256MB on-board memory to buffer the sampled data. After the sampling, the data 
would be transmitted using local-area-network (LAN) to the used PC, where a custom made 
LabView program, called Artus would plot it.  
                                       
Figure 51, ADwin-Prolight (left) 2 with 2 16-Bit ADC modules (right) 
 
The sampling could either be done with the help of a 50MHz on-board clock, or using an 
external trigger, as it was done in this project. Each trigger pulse would initiate a single 
sampling event.  
Unfortunately, the control of the ADwin was a troublesome issue, since it could only be 
operated using a programming language called AD-Basic developed and provided by Jaeger  
Instruments. In close collaboration with the electronic workshop of IBN-2, a DLL in this 
programming language was written and utilized. At the beginning of each experiment, the 
source code would be transmitted to the ADwin from the user PC using the same LAN 
X2 
 connection for the digital data transfer. The source code included a number of sub-routines 
that would initate the sampling, handle the memory management for the on-board random 
access memory (RAM) cards and the proper transfer of the data.  
For Zulfiqar a different ADC was chosen. Zulfiqar and its head-stage were both designed to 
be compatible with ADwin, but it was decided, that a new more user friendly system should 
be acquired. As mentioned above, one of the main problems with ADwin was the peculiar 
programming language it used. For the sake of the future generations of the high-density 
CMOS for bio-electronic measurements project, a more mainstream system was required. 
Since the user control and plotting software of both Calibur and Zulfiqar were made using 
LabView from National Instruments (NI), the new ADC was also acquired from this company, 
which eased its integration into the remainder of our systems greatly. Furthermore, ADwin 
featured only 128MB of memory on each ADC module, which limited the amount of data 
that could be acquired during a measurement. The transfer of data was being handled using 
an Ethernet connection, which allowed the data to be transferred only after the whole 
measurement was completed. If the amount of data that was sampled during this 
measurement exceeded the memory of ADwin, a time out was generated by it, through 
which the already acquired data was also lost. 
The system of choice for Zulfiqar was the NI FlexRIO. This highly versatile device consisted of 
2 modules with 4 single-ended (SubMiniature Version A – SMA) input channels and 4 ADC’s 
each, which were integrated into the same chassis. FlexRIO combined an FPGA card (PXI 
7962R NI) with an 16-bit ADC module (NI 5761R). The ADC modules were easily mounted on 
the FPGA PCB’s, which were already installed into a NI PXIe 1073e chassis. If required, a 
whole user PC system running on Windows 7 and using LabView for direct interfacing with 
the FPGA’s and the ADC’s could also be built into the chassis, this option however was not 
used.  
The PXI 7962R NI used a Xilinx Virtex-5 SX50T FPGA, which had 8190 programmable slices, 
4752kbits of on-board memory and 512MB of additional dynamic memory access (DRAM) 
memory (which, if required could be extended up to 2GB). The direct accessing of the FPGA 
and its memory allowed real-time data transfer, so the data could be transferred to the user 
PC during a measurement and could be saved on the RAM-drive. Since the data that was 
already transferred to the PC vacated the space it occupied on the FPGA memory, and due 
 to the large size of the PC RAM, the memory limitation problem was considered to be 
solved. In fact, in order to maintain full compatibility with the original Calibur systems , the 
user PC used a 32-bit operating system, which did not allow the addressing of a RAM larger 
than 3GB. With a future generation, using a 64-bit operating system, the accessible memory 
for the data transferred during a measurement would be nigh on limitless. 
The data transfer was handled using direct memory access (DMA) channels, which buffered 
the data sampled by the 4 ADC’s of a module. Using a peripheral interconnect (PCI) bus, the 
data generated could be transferred to the user PC at a 1.6 GB/s speed, which by far exceed 
the data generation rate expected from our system. As mentioned above, the data is written 
into the PC RAM directly. 
The 2 ADC modules themselves were able to be triggered externally to start sampling. 
Instead of using the same method as with Calibur, where a single trigger pulse would equal a 
single sampling event, the NI 5761R would start sampling at the beginning of any 
measurement with either 250MSamples/s, which was the default on-board clock of the ADC, 
or 125MSamples/s, or 50MSamples/s. When an external trigger was received, a user-
specified number data points after the trigger pulse would be acquired, their mean value 
calculated and finally saved on the DMA buffer and transferred to the PC. Using the FPGA, 
these data points could also be further processed, such as subjecting them to low- or high-
pass filters - an option, which was not explored here.  
Figure 52 shows the NI FlexRIO, the FPGA cards PXI 7962R NI and the ADC modules NI 5761R 
NI. 
 
Figure 52. NI-FlexRIO with 2 FPGA modules (left) and 2 16-Bit ADC’s (right). 
 4.1.3   Software 
The complicated interaction of the ASIC, head-stage and its components and the ADC 
required the development of a user software, that would hide all the complexity of these 
systems behind an easy-to-use and understand interface. This software would have to both 
control all the digital and analog inputs that would be required by the TT2, the FPGA of the 
head-stage, as well as be responsible for receiving, separating and plotting the data stream 
provided by the ADC’s.  
To make the entire source-code easy to change, debug and re-use for further developments 
of the project, both Calibur and Zulfiqar used a 2-level software structure. The lower level 
was written as a C++-dynamic link library (DLL), that would take over all the actual 
communication between the user PC and the TT2, FPGA and the ADC. Sub-routines for this 
purpose were written by Werner Huerttlen from the electronic workshop of IBN-2. In the 
case of Calibur, this lower level contained a sub-level, which consisted of a DLL written with 
the AD-Basic language provided by Jaeger Instruments. These would be called by C++-DLL 
sub-routines, that were responsible for the communication between the PC and the ADwin. 
For Zulfiqar, the use of a NI made ADC made the communication between the PC and the NI-
FlexRIO modules much easier, since the required VI’s (virtual instruments) and other 
communication tools were already provided by NI. 
While the lower level code dealt with the communication, the upper level, written as a 
LabView VI served as a user interface, that would read in the data taken from the according 
sub-routines in the DLL, separate them into different channels and plot it. Furthermore, it 
was also responsible for taking in the user’s choice of which columns were to be read, which 
rows were to be activated, which mode (calibration, read-out, stimulation) was to be used 
and what the settings for the analog control voltages should be. These values would then be 
delivered to the DLL using the “call library function node”, which would call the wanted sub-
routine and deliver the user-given data to it as program parameters. The LabView software 
for Calibur was called Artus, while its Zulfiqar counterpart carried the name Avalon. 
 
 
 4.1.4   Measurement procedure 
In this section, the entire measurement procedure beginning from the setting of the working 
point, leading through the calibration and read-out modi, the sampling of the data, its 
transfer and plotting will be explained using an example. This is done in order to clarify this 
rather complex chain of events and the interaction of the individual parts of the entire 
system.  
As mentioned before, Calibur and Zulfiqar have very similar head-stages, therefore, this part 
will be explained only for Zulfiqar. The sampling of the data will be explained separately for 
both ADwin and NI FlexRIO. 
At the beginning of any measurement, first the encapsulated chip would be placed into the 
socket on the head-stage and fixed. After that, using the Avalon program, the on-chip analog 
bias voltages Vbiascur and Vbiasamp as well as the off-chip Vcomp would be set. Avalon would 
transform the user inputs into TT2 command lines, which would be transferred to the μ-
controller.. After that, the column of interest would be chosen, along with the duration of a 
sampling window, settling time between the multiplexings and the count of iterations (how 
many samplings should take place). These values would be used to generate a 2 dimensional 
40-bit wide Boolean array, that would then be transferred to the Spartan 3 FPGA using the 
same FTDI connection. After this, the chip was ready to commence measurements and the 
software would send a final TT2 command, that would initiate a starting pulse for the 
Spartan 3 FPGA. With the launch of the FPGA sequencer, the chip would start select the 
desired column using the column decoder and put it into the calibration mode first. After the 
expiration of the chosen calibration duration, the column would be placed in the read-out 
mode by de-activating the pixcal bit of the FPGA sequencer. With the column ready to 
measure, the MUX’s would start connecting the 8 rows they serve to the output pad they 
lead to for the given duration of the multiplexing time. During this time window, a 40ns long  
trigger pulse would be sent to the NI 5761R by the Spartan 3 FPGA bit TriggerADC, which 
would prompt the acquisition, buffering and mean-value calculation of x samples, x being 
the value specified by the user using  Avalon (for Zulfiqar). This value would be saved into 
the DMA buffer, which would constantly be searched for new entries by the Xilinx Virtex-5 
SX50T FPGA on the PXI 7962R NI. New entries would then be transferred to the user PC, 
where they would be saved. Since the order of the saved data was known to the user, 
 Avalon could easily re-arrange the data array to bring samples belonging to the same pixel 
on the chip together. The final step would be the plotting of the data. 
For Calibur, the same TriggerADC signal would prompt ADwin to acquire a single sample, 
which would be saved on the on-board RAM of ADwin. After the end of the measurement, 
the AD-Basic DLL would read-out the data from the ADC-memory and deliver it to the C++ 
DLL, after which Artus would plot it. 
Figure 53 shows a timing diagram that depicts the interaction of different parts of the 
system using an exemplary timeline (in μs). To simplify the diagram, only 2 of the 8 
multiplexer input voltages were shown, but these 2 are enough to clearly show the way the 
MUX works. The ADCTrigger signals were sent always in the middle of a multiplexing 
window. 
 
Figure 53. Examplary timeline for a measurement with Zulfiqar or Calibur. 
 
Figures 54 and 55 show the distribution of the work load between the TT2 and the Spartan 3 
FPGA for both Zulfiqar and Calibur. 
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Figure 54. Distribution of the signals of Zulfiqar between the TT2 and Spartan 2 FPGA 
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Figure 55. Distribution of the signals of Calibur between the TT2 and Spartan 2 FPGA 
 
 
 4.2   Fingerprints FPC1011F 
The FPC1011F was delivered along with its own read-out hardware and fingerprint 
visualization and analysis software for developer. The entire system, depicted in figure 56, 
consisted of 2 components: 
1) CMOS chip with sensor array, on-chip ADC and decoder circuitry for column and row 
selection. This chip was already encapsulated and bonded on a PCB (FPC1011F). The 
row data it generated would be transferred using t SPI bus. 
2) The FPC2020, which was basically a single ASIC that would read-out the raw data 
using the SPI bus and send the data to a user PC using a RS232 interface.  
 
Figure 56. Off-the-shelf external hardware of FPC1011F connected to a fingerprint chip. 
FPC1011F can be seen on the left, the FPC2020 is on the right. 
 
The FPC2020 however did prevent the use of several commands that would allow accessing 
the generated row data directly or limiting the scanning area of the sensor array by using the 
on-chip decoders. Therefore, a new PCB was developed in close collaboration with the 
Electronic Workshop of IBN-2 to replace the original hardware.  
The most important part of this PCB was a serial-peripheral-interface (SPI) to USB converter, 
the FTDI2322D from the company FTDI Chip. The FT2322 can emulate a number of serial 
communication protocols and can be programmed using different languages. Figure 58 
shows the circuit plan of the PCB carrying this IC. The data can be transferred to the user PC 
using a USB bus. The IC is powered by a 5.5V to 3V converter, which also supplies the 
FPC1011F. Figure 57 shows a block diagram and a picture of the entire system. 
  
 
Figure 57. Block diagram of the FPC1011F system used for bio-electronic measurements 
 
 
 
 
 
 
Figure 58. Fully encapsulated FPC1011F with its custom made control and read-out system 
 
The software for the control, read-out and plotting of the data was structured similarly to 
Calibur and Zulfiqar. Even though a DLL called ftdt2xx.dll for handling the SPI-USB conversion 
was provided by the company FTDI, a new DLL in C++ was written due to issues with the 
poor level of documentation and flexibility of this default library. The C++ DLL would handle 
all the necessary communication between the PC and the chip, would transfer the data from 
the chip to the PC and issue control commands given from the user to the chip. The actual 
plotting of the data as well as the selection of the control commands was done using a 
LabView user interface, which served as a wrap-up for the C++ DLL by calling its specific sub-
routines using call library function nodes, just like with Calibur and Zulfiqar. 
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 5 Methods  
This chapter will summarize the methods used for the characterization of the high-k layers, 
which are of key importance for the proper operation of Zulfiqar and Calibur. Furthermore, 
the actual methods used for the deposition of the high-k materials will also be explained. At 
the end of this chapter, the test substrates used for all electrical characterization 
experiments will also be introduced. 
5.1   Post-Process 
As already mentioned in chapter 3, one of the key steps in the entire fabrication process was 
the deposition and structuring of a thin film high permittivity dielectric material or material 
combination on the chips. While there are a number of different methods to deposit such 
materials and even more materials and their possible combinations to be deposited, the 
materials and methods of our choice had to fulfill certain criteria: 
1) Sensing capacitance Csense must be much larger than the gate capacitance Cgate 
2) The surface passivation must feature a low electrical leakage 
3) Deposition method must use low thermal budget (due to CMOS process) 
4) The deposition device must be able to coat both 6inch wafers and individual chips 
5) The thickness of the thin film must be well-controlled, and should not exceed 150nm 
6) The thin film should be deposited as uniformly as possible 
7) The layer deposited should be able to cover the surface imperfections of the sensing 
electrodes as well as the surface topography of the chips  
 
The industrial and academic interest for materials with high permittivity originates from the 
necessity of introducing new materials to replace the long established SiO2 used in the 
microprocessor (μ-processor) and dynamic-random-access memory (DRAM) fabrication 
processes. The reason for this is none other than the promise of remaining on the roadmap  
given by the Moore’s Law.  
 
 The idea behind the use of such materials is very simple and is also part of the 
considerations made for the choice of the coating materials to be deposited on Calibur and 
Zulfiqar. The capacitance C of any given capacitor is given through formula 16: 
	
# = WX ∗ 	W ∗ 	;J	
Formula 16. Capacitance as a function of material and geometrical parameters 
 
Basically, we can see from this formula, that there are 3 parameters that can be changed in 
order to alter the capacitance: The capacitance area A, the dielectric thickness d and the 
relative permittivity of the dielectric εr. 
 
Moore’s Law states, that the number of transistors per unit area needs to be doubled 
approximately every 2 years [51]. In order to achieve this, the area A of these transistors 
needs to get smaller, which was achieved in 7 subsequent generations of technology nodes 
with ever diminishing feature sizes. Since the capacitance required for the proper operation 
of the transistors could not diminish arbitrarily, the thickness d of the gate oxide was also 
reduced to counteract the cutting down of the gate size. The original gate oxide used in the 
microfabrication, SiO2, has reached a thickness of only 1.2nm, which was used for NMOS 
transistors of the 90nm technology node. Since the leakage current through the gate 
increased with the ever continuing thinning out of the gate oxides however, proper 
functioning of the transistor had been jeopardized, if the trend of using even thinner SiO2 
had continued. This was especially troublesome for both DRAM’s and μ-processors, since the 
logic state of a transistor is given through the charge stored on its gate. Therefore, most 
major companies in the μ-processor fabrication, starting with Intel and Matsushita and 
followed by AMD [74] have decided to use the final parameter that they could change to 
decrease the size of transistors without decreasing their gate capacitances, the relative 
permittivity εr.  This would require the introduction of the so-called high-k (k standing for εr 
in English speaking countries) to the fabrication of digital IC’s, which was achieved in the 
45nm technology node [74] using HfO2. High-k is the general definition for materials with 
 relative permittivities higher than that of SiO2 (3.9). Using such materials, the thickness of 
the gate oxide can be increased again without diminishing the capacitance of the gate. The 
thicker gate oxides also helped to reduce the gate leakage current. Along with the 
introduction of high-k materials came the new term of equivalent oxide thickness (EOT), 
which would describe the theoretical thickness of SiO2 that would have to be used as the 
gate oxide instead of the high-k material to achieve the same capacitance. In the 45nm node 
for instance, the EOT would be 1 nm. 
Neither Calibur nor Zulfiqar as its successor had the need to double the number of 
transistors per unit area as Moore’s Law states, but the necessity of forming a high 
capacitance on a limited area with a low leakage current was also exactly one of the key 
tasks behind both of these projects. Therefore, a great deal of time and effort were invested 
into the development of a post-process, during which different deposition methods and 
materials were tested as possible candidates for the final passivation of our high-density 
CMOS chips. 
 
5.1.1   Deposition methods 
Experiences already provided by [75] have pointed out to 2 possible methods for the 
deposition of the high-k materials. The first one, called pulsed-laser-deposition (PLD) was 
available at the Research Center Juelich. This method is a physical vapor deposition (PVD) 
based method, which means, that the target material is available in the desired chemical 
composition in the deposition device and that the deposition is based on a line-of-sight 
impingement. During the PLD deposition, a high power pulsed laser beam strikes the surface 
of a rotating target, which is made by sintering the powder of the material or material 
combination. When the laser beam strikes the surface, the target material evaporates at the 
site of impact and then deposited on the surface of the substrate in a plasma plume. The 
main advantage of this method is the wide spread of different materials available for 
deposition. Almost any material - or material combination - can be processed in to a target, 
and the high energy density of the laser can evaporate almost any target material. The 
pulsed laser ablation of the target can control the thickness of the deposited layer on the 
substrate very precisely. However, the PLD method is deemed rather insufficient for creating 
 a highly uniform layer on larger surfaces [76]. Furthermore, despite the precise 
stochiometric control the PLD offers, especially the crystallization of complex oxides may 
often require the substrates to be heated up to high temperatures or eventually post-
deposition anneals at such temperatures. Figure 57 depicts the deposition principles of the 
PLD method. As a widely used method, further information on PLD can be found [77].  
 
 
 
 
 
 
 
  
Figure 57. The PLD deposition method 
 
The second deposition method used in this thesis is the atomic layer deposition (ALD). 
Contrary to the PLD, ALD is a chemical vapor deposition (CVD) based method. During the 
ALD process, pre-cursor gases are introduced to the reaction chamber in subsequent cycles. 
When in the chamber, they can either react in their gas phase, forming molecules of the 
desired end product (homogeneous reaction type) or the reactants are adsorbed at the 
surface of the substrate, which is usually heated to provide the reaction energy required for 
the forming of the end product. After adsorption, the desired single film pre-cursors of the 
desired material are created by chemical reaction between the reactants. Through surface 
diffusion, these single film pre-cursors are integrated into the growing film monolayer (island 
forming). Unwanted by-products of the chemical reaction between the reactants are 
desorbed from the surface and evacuated from the reaction chamber in a following purge 
cycle along with the unused molecules of the carrier and pre-cursor gases. Since the forming 
 
 of the entire film occurs atomic layer by atomic layer, the film thickness can be controlled 
very precisely using this method. The deposition process is self-limiting due to the constant 
amount of reactants introduced to the chamber with each cycle. The forming of single 
monolayers using surface diffusion allows perfect step coverage, which makes it a promising 
candidate for our application, due to the surface roughness and hillocks of the Al sensing 
electrodes. The material or materials that are to be deposited, are introduced to the 
deposition chamber in gas phase, often diluted using an inert carrier gas. The desired end 
material is obtained as a result of chemical reactions between these gases. The deposition is 
handled by sending the reactants in gas phase into the chamber in subsequent cycles, where 
they form the end product, which is to be deposited. The stochiometric factors of each of 
the elements forming the end product can be adjusted by changing the duration of the 
cycles.  
 
 
 
Figure 58. The ALD deposition method [78] 
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 5.1.2   Test substrates 
In order to test the electrical features of the dielectric films, we developed a simplified test 
substrate that would resemble the surface quality of the actual sensing pads.  
The test samples were made of a p<100> wafer with very low resistivity (0.01-0.02Ωcm), 
with a 100nm layer of Al sputtered on its polished side and 400nm layer of Al sputtered on 
its backside. [Mathias] shows, that the surface roughness of these substrates is comparable 
to that of the sensing pads of Calibur. Since Calibur and Zulfiqar were made using different 
nodes of the same technology family, the surface properties of their top metallizations were 
also similar. 
As it has already been mentioned, one of the criteria the deposition method had to fulfill 
was the use of a low thermal budget. To determine the maximum temperature that could be 
used during a deposition, naked test substrates were annealed using a rapid thermal 
processing (RTP) oven, which heated them up to a given temperature with 10°C/s, kept them 
at this constant temperature for 10min and then cooled them down. Subsequently, atomic 
force microscopy (AFM) and scanning electron microscopy (SEM) analyses of these 
substrates were performed to reveal the changed in surface morphology (shown in figure 
59). Literature suggested [79, 80, 81], that the size of the hillocks on Al would increase 
linearly with temperature and logarithmically with the annealing time. The 10min of 
annealing time was selected as a trade-off between the PLD and ALD processes, since the 
deposition per PLD would usually take much less than the 10min, assuming a film 
thicknesses of < 100nm and a pulse frequency of 10Hz. The deposition of a similar layer by 
ALD would take much longer. Since the effect of the annealing time for the hillock height 
was secondary to the temperature, the annealing time was kept constant for this set of 
experiments. The temperature however varied from 200°C to 500°C. It can be seen clearly, 
using a deposition method with a temperature higher than 300°C would also compromise 
the surface quality of the sensing pads by creating high hillocks, which would be hard to 
uniformly cover, even with a method such as ALD, and furthermore increase the chance of 
electrical breakdown.  
 
 
  
 
 
 
 
Figure 59. SEM pictures of Al+p-Si test substrates: Annealed at 250°C (left), 400°C (middle) 
and 550°C (right) 
 
The PLD had already proven to be inefficient for our application in [29], however, the 
method was still evaluated for testing the electrical properties of a material that was not 
tested in this project before: Ba0.7Sr0.3 or more commonly known as BST. Literature states 
[82] that εr values higher than 500 is possible with this dielectric material. However, in order 
to reach such high permittivity, the material must be in crystalline form when deposited 
[83]. The crystalline forming of such complex oxide structures require high amounts of 
energy, which is usually provided by heating the substrate during the deposition. However, 
as mentioned earlier, one of the challenges of this project is the low temperature budget 
enforced by the Al metallization. Therefore, the BST was tested using low temperature 
deposition (<400°C) in order to protect the test substrates. The CV, EIS and x-ray-diffraction 
(XRD) results and SEM analysis of test subtrates after deposition however indicated, that the 
deposited layers were, as expected not crystalline, and did not show high-k behavior. The 
dielectric layer underwent electrical breakdown as soon as a CV or EIS experiment would 
start, which showed that the layer had either significant problems with pinholes or covering 
the surface uniformly. Several attempts to generate a functional high-k insulation layer by 
increasing the deposition thickness, adding a Ti+Pt layer on top of the Al electrodes also 
failed. XRD measurements performed on sapphire test substrates to evaluate the quality of 
the deposited BST did not show any sign of crystallinity under 700°C. Since it was obvious, 
that BST deposited by PLD was not suitable for our application, no further tests or 
optimization attempts were performed. 
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 5.2   Measurement method  
Since the sensing capacitors of both Calibur and Zulfiqar had to be operational in a liquid 
environment, the measurement method used to characterize the performance of the 
dielectric films had to re-create these conditions during the testing. Figure 60 depicts the 
principle of the measurement setup. Typically, the encapsulated chips would be filled with 
an electrolyte solution supporting cellular life, and to mimic this rather unusual environment 
for an IC, the test substrates in the measurement setup are interfaced with a 100mM NaCl 
solution. The 3 electrode setup system is very useful for measuring both electrical 
characteristics we are interested in: The relative dielectric permittivity and the leakage 
current at voltages up to 3V.  
 
 
 
 
 
 
 
 
 
 
Figure 60. The potentiostat for CV and EIS measurements 
 
To measure the leakage current a cyclo-voltammetry (CV) measurements were used.  This 
method sweeps a given range of voltage across the high-k layer, while recording the current 
flowing through it. This was exactly the reason, why CV was chosen as of the 
characterization methods of the passivation layer candidates due to the importance of a low 
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 leakage current through the high-k. During CV, a potentiostat controls the voltage between 
the working electrode (test substrate with thin film high-k layer) and the reference electrode 
(Ag/AgCl). Since no current could flow into the reference electrode, the leakage current 
through the test substrate at any given voltage would flow through the counter electrode 
(Pt) and could be measured. The voltage was be swept from 0V to a pre-determined value 
(no more than 3V) at a rate of 50mV/s and then back to 0V. This method reveals the 
insulation properties of the dielectric layer and would furthermore show the risk of an 
irreversible electrical breakdown. Since the high-k layer would have to endure DC-bias 
voltages both during calibration and read-out, it was considered to be important for the 
high-k layers to withstand voltages up to 3V (the value of the power supply voltage of the 
analog core of both IC’s).  
Measuring the capacitance formed by the high-k layer requires an electrical impedance 
spectroscopy measurement (EIS). In this mode, the potentiostat sets a pre-determined DC-
bias between the WE and RE, while simultaneously applying an AC pulse (sine voltage) with 
varying frequencies between these 2 electrodes. The limits of the frequency range and the 
step size for the frequency sweep is determined by the user. Using this method, a bode-
diagram of the absolute value of the complex electrical impedance of the dielectric layer and 
its phase can be created. A randles circuit, depicted in figure 61 is then be used to model the 
interface between the electrolyte and the test substrate. The randles circuit represents this 
interface using 4 components: 2 resistors Relectroylte and Rdielectric  to account for the respective 
resistances of the electrolyte and the dielectric, a capacitor for the  capacitance created by 
the dielectric and a Warburg element W, which simulates the diffusion of ions. Since the 
latter is of no relevance for our experiments, the simplified randles circuit used for modeling 
the dielectric-liquid interface would only use the first 3 lumped electrical components 
mentioned above. Fitting the simulated data using this circuit model is then compared with 
the actual measurement data to verify the fitted value of the capacitance and the resistance 
of the test substrate. Using formula 16, the relative permittivity of the high-k dielectric can 
be calculated.  
  
 
 
Figure 61. Randles circuit to model the solid-electrolyte interface 
 
5.3   Final steps and encapsulation 
Since the deposited high-k materials covered the entire chip surface, the I/O pads on the 
perimeter had to be etched free of this insulating layer. This was achieved by a very simple 
lithography process combined with a subsequent etching step using a reactive ion etching 
beam (RIBE) device. A secondary ion mass spectrometry (SIMS) device attached to the RIBE 
was also used to determine when the etching of the dielectric film was finished.  
In the final stage of the post-process (shown in figure 62), the IC was glued on a CPGA 
(Spectrum Semi-Conductor, 121 pin, Typ 12031) using silver glue and wire-bonded to it. To 
create the space to fill the electrolyte in, a funnel molded of PDMS (define producer and 
typ!) was glued on top of the chip, leaving the pixel array exposed. Subsequently, a glass ring 
was attached to the CPGA and the space between the glass ring and the funnel would be 
filled with PDMS, protecting the bondwires from the electrolyte. 
 
 
 
 
 
 
Figure 62. Principle of the chip encapsulation 
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 6  Results 
This chapter will summarize the experimental results of the EIS and CV measurements 
conducted with high-k layers, simulation results of the final versions of the individual 
components of Zulfiqar introduced in chapter 3, as well the electrical characterization of 
Zulfiqar and FPC1011F. Simulation results and electrical characterization of Calibur can be 
found in [29]. 
6.1   High-k Results  
A number of different materials and their combinations as well as the 2 aforementioned 
deposition methods were tested to find the ideal candidates for the high-k passivation of the 
floating gate IC’s. This section will provide a short summary of the results of these 
experiments. 
All materials and material combinations used in actual experiments with Zulfiqar and Calibur 
were deposited using the ALD method. The reasons for the favoring of this technique over 
the PLD method have already been explained in chapter 5.1.1.  
The combinations of TiO2 and HfO2 (THTH or THTHTH) in double or triple layer stacks have 
been deposited in Seoul National University of Korea by the research group of Prof. Hwang. 
In order to find the ideal thicknesses for the individual TiO2 and HfO2 layers, several sets of 
deposition experiments had to be run. In the end, the values used for all THTH and THTHTH 
stacks were TiO2=35nm and HfO2=7nm. The TiO2 layer served as the actual high-k layer, 
while the HfO2 layer was added on top of the TiO2 to limit the electrical leakage through it.  
The remaining 2 material combinations of Ta2O5 and Al2O3 (TaO and AlO) as well as a pure 
SrTiO3 layer were deposited by the research group of Prof. Mikko Ritala at the University of 
Helsinki, also using the ALD method. The TaO and AlO layers in the quadruple stack were 
each 5nm thick, creating a total thickness of 40nm.  
The samples from all these experiments underwent CV and EIS measurements, as explained 
in the previous chapter. The parameters that were very closely observed were the relative 
permittivity Ɛr, the electrical breakdown voltage and the capacitance per area. 
 The table below summarizes the results of the materials tested. Even though, the standard 
type of the test substrates used for the deposition of these materials has already been 
explained, the table contains results from 2 different substrates: Plain 100nm Al on p-Si and 
100nm Pt + 5nm Ti + 100nm Al on p-Si. The reason for the use of Pt layer was to find out if 
the leakage properties of the multilayer stacks could be improved due to the high work 
function of Pt. However, AFM and SEM analysis of such test substrates have shown, that 
despite the intermediary Ti adhesion layer between the Al and Pt, the different thermal 
expansion coefficients of both metals cause the surface to become quire porous and uneven 
at higher temperatures. Therefore, instead of improving the electrical leakage, the Al+Ti+Pt 
approach ended up having poorer results than the regular Al test substrates.  
 
 
 
Figure 63. The electrical parameters of the high-k multilayers 
 
It is clearly visible, that the triple multilayer stack of THTHTH outperforms its competitors in 
2 of the 4 categories. Even though the capacitance per area is higher for the THTH layers due 
to their lower thickness, the triple stack can take a much higher voltage across its layers, 
ensuring that the high-k passivation can both survive eventual stimulation attempts as well 
 as spikes in the working point of the floating gate. Therefore, the THTHTH layer was 
accepted as one of the standard passivation layers for Zulfiqar. 
 
6.2   Simulation results 
6.2.1   Zulfiqar 
The results from the circuit simulations of Zulfiqar’s individual components are shown 
below. The simulation results for Calibur can be found in [29]. 
6.2.1.1   Single pixel 
The core circuit and layout design of Zulfiqar was, as mentioned earlier in chapter 3, a 
constant trade-off between the gain reachable and the spatial size of each pixel. The circuit  
had to provide stable operation at low frequencies (up to 1kHz), successfully amplify signals 
with amplitudes of 100μV-1mV, should add little noise to the analog signal and 
simultaneously remain smaller than 20μmx20μm in size. Fulfilling all of these requirements 
in a satisfactory way required a number of revisions and interim circuits to be tested.  
There were 3 parameters that could be changed to adjust the gain of the differential CS 
amplifier in the pixel: 
1) W/L ratio of the amplifier transistor  
2) The control voltage Vbiascur of the VCCS 
3) The sensing capacitance Csense  
The first of these parameters was obviously bound to b used with great restraint due to the 
high spatial density specification. Due to the low frequency application we are facing here, 
the dominating component in the overall noise was expected to “flicker noise”, also called 
1/f noise. Formula 17 [84] shows the dependency of the flicker noise power of other circuit 
and technology parameters: 
 
 
 Pflicker=/(#Z ∗ 3 ∗ 4 ∗ [) 
Formula 17. Flicker noise as a function of technology and circuit parameters 
 
With Pflicker being the power of the flicker noise, K a technology dependent parameter, Cox 
the capacitance per unit area of the gate oxide, W the width of the transistor gate, L the 
transistor gate length and f the frequency. It is obvious, that while large transistors are less 
noisy, the high spatial density we require makes the use of very large transistors impossible.  
The ratio of 6μm/0.7μm was chosen after several trial runs. [55] revealed that for critical 
analog components of a circuit, the length of a MOSFET should be at least 2 or 3 times 
higher than the smallest feature size available to the technology in use. Again [55, 69] also 
showed that to provide a stable operation, the width/length ratio should be ≈10. Choosing 
7μm as the gate width would have jeopardized the achievement of the maximum spatial 
pitch goal of 20μm, while also decreasing the maximum gain available to the CS amplifier. 
Therefore the value of 6µm was taken as an acceptable compromise fulfilling all 
specifications. All remaining transistors in the pixel were designed as minimum sized 
transistors, as their mere role was to switch the circuit between the 3 operation modi of 
Zulfiqar.  
The sensing capacitance Csense was improved as much as possible during the first half time of 
this project, but obviously, it is not possible to reach any arbitrary value of input capacitance 
due to material limitations. The results of all experiments with high-k dielectrics have already 
been explained. In order for the simulation results to remain comparable to those of Calibur 
and Infineon [Infineon], the same Csense value of 120fF was used in all of the simulations, 
except for the one depicted below in figure 64, where the effect of the changing Csense  
becomes clearly visible.  
  
Figure 64. The effect of Csense on the gain of the pixel 
 
With the transistor size and Csense fixed during the fabrication and the post-process following 
it, only Vbiascur remained as a means to change the gain of the pixel. Vbiascur controlled the 
VCCS driving the pixel and changed the load of the amplifier circuit.  Formula 18, based on 
[54], shows its gain. 
 
ACSamp = =I/>	 ∗ [(OI/> + OI\>)||OI^>] 
Formula 18. Gain as a function of transconductance and small signal output impedances 
 
Clearly, the easiest way to maximize the gain with only one parameter that can be changed, 
is to make a smaller current flow through the amplifier. This would reflect as an increase of 
the resistances of both the amplifier transistor M1measure and the mirror transistor M6measure. 
Figure 65 shows the currents generated by the VCCS for different settings of Vbiascur. Clearly, 
upon entering the saturation region, the current remains nearly constant (with the channel 
length modulation effect neglected), even with increasing Vbiascur . The operation point was 
selected to be Vbiascur= 0.9mV. Lower voltages generate smaller currents, which would 
improve the gain of the pixel, however it was also clearly visible, that in this region the 
current changes drastically for different voltage values. Since small fluctuations of the Vbiascur, 
0
20
40
60
80
100
0 50 100 150 200 250 300
G
a
in
Csense[fF]
Gain vs. Csense
 which would be provided by the TT2, were inevitable, the value for this voltage was chosen 
to provide a stable operation of the circuit.  Figure 66 also shows the effect of Vbiascur on the 
pixel gain of Zulfiqar. 
With the circuit parameters fixed and a working point determined, simulations to ensure a 
constant gain over the frequency and input signal amplitude of interest were run. Figure 67 
shows the circuit diagram used for all simulations (including the simulations with different 
values of Csense). The input signal was delivered by a sine voltage source with variable 
frequency and amplitude, while the Vbiascur was provided by a DC voltage source with also 
adjustable amplitude. The voltages Vcol and Vcal were created by a piece-wise linear voltage 
source (PWL), based on the timing depicted on figure 53. Vrow and Vstim were both put on 
GND. It was expected that the gain should not change for input signals with different 
amplitudes and frequencies. Figure 65 shows the differential output of the pixel circuit for 
different values of the input signal amplitude Vin. The input frequency fin was kept at the 
constant value of 100Hz during these simulations. During all simulations, the circuit was 
calibrated for 1ms, after which it was returned to the read-out mode. The results are shown 
after 20ms of the elapsed time of the simulation. It is clearly visible, that the input signal 
amplitude does not affect the pixel gain. 
 
Figure 65. Differential output of pixel for different values of input signals 
Figure 66 shows the results of a similar simulation, this time with a constant Vin of 100μV and 
fin varying from 10Hz to 1kHz. The gain is reduced for smaller values of fin, but for frequency 
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values of 150Hz and higher, it remains almost constant. This means, that only 15% of the 
frequency range we are interested in is amplified less than the remaining 85%, which was 
deemed as acceptable. The gain remained at 60 for %85 of the frequency range of interest.   
 
 
 
 
 
Figure 66. Relation between the gain and the input signal frequency 
 
Figure 67. Circuit diagram used for the simulations of the pixel and current source 
6.2.1.2 Amplifier 
The main restraint in the design of the amplifier was to match its height to the size of a pixel. 
Since there was more than enough space to expand into on the chip surface, the length 
 could be extended to design an amplifier with a high gain. The amplifier was designed on the 
basis of a 2 stage differential amplifier in [54], the 2
nd
 stage however has been omitted, since 
the intended gain of 100 could already be achieved with a single stage.  
Figure 68 below shows the circuit diagram used for simulating the main amplifier. Just like 
with the differential CS amplifier of the pixel circuit, the main amplifier was also required to 
provide a constant gain over the frequency and amplitude range of interest. Furthermore, 
just like with the differential CS amplifiers in the pixels, it was necessary to determine a 
working point first. The working point was determined by the voltage Vbiasamo that controlled 
the VCCS driving the amplifier. First a set of simulations were run to reveal the effect of this 
voltage on the gain. The input signal, which would originally be provided by the differential 
outputs of a pixel, were simulated using a DC voltage source for the reference input and sine 
voltage source for the measurement input. Circuit simulations of the pixel have shown, that 
both the measurement and reference output of a differential CS amplifier would have a DC 
offset of Voffset=1.52V. Consequently, this value was chosen as the DC component of both 
main amplifier inputs. It was also intended, that the DC component of the output Voutamp 
should be ≈1.5V to provide the maximum voltage swing. The AC component of the input sine 
voltage was chosen to be 5mV, the input frequency was 100Hz. 
 
 
 
  
 
Figure 68. Circuit diagram of the main amplifier 
 
Figure 69 shows the gain provided by the main amplifier for different values of Vbiasamp. It is 
obvious, that just like with the differential CS amplifier, the gain increases with diminishing 
values of the VCCS control voltage Vbiasamo and the current it generates. Since both branches 
of the main amplifier are perfectly matched, the total current of the VCCS is divided equally 
into the measurement and reference branch. Based on [54], the gain of the main amplifier 
can be given by the formula 19 below: 
 
Adiffamp  = =_7Oa[ ∗ (O_7ba McOa||O_8ba McOa) 
Formula 19. Gain of the differential amplifier 
 
With Adiffamp being the gain of the main amplifier, gM8ref the transconductance of the 
amplifier transistor in the reference branch, roM7measure and roM8measure the small signal output 
resistances of the transistor M7measure and M8measure respectively. Just like with the differential 
CS amplifier, the transconductance gM7ref are given as stated in formula 20: 
  
gM7ref =	e2 ∗ ' ∗ #( ∗ )Gfghi*Gfghi ∗ %Ijk 
roM7measure= ChlgmnGfohlpqghrGfohlpqgh  
roM8measure= ChlgmnGsohlpqghrGsohlpqgh  
I = IM7ref = IM7measure = IM8measure 
Formula 20. Transconductance of the CS amplifier 
 
 
Using the statements above in formula 20 reveals, that the as long as all transistors are in 
saturation, Adiffamp is inversely proportional to the square root of the current I flowing 
through the transistors, which explains the increase in gain with falling values of Vbiasamp.  
 
Figure 69. The gain as a function of the Vbiasamp 
 
Based on these simulations, the working point for the main amplifier was selected to be 
Vbiasamp=3V. The gain at this setting is a stable 102, which coupled with the pixel gain of ≈60 
should generate a total gain of ≈6000. 
0
50
100
150
200
250
0 0.5 1 1.5 2 2.5 3 3.5
G
a
in
Vbiasamp[V]
Gain vs. Vbiasamp
 2 additional sets of simulations were run to verify that the gain of the main amplifier remains 
constant over the same frequency and input signal amplitude range as the differential CS 
amplifier. Figures 70 and 71 show the output Voutamp for discrete values of fin and Vin. For 
figure 70, the frequency was kept constant at 100Hz, while the input signal amplitude was 
changed from 1mV to 6mV. For figure 71, the amplitude remained at 100µV, the frequency 
was varied from 10Hz to 1kHz. In both cases the gain provided by the amplifier remains nigh 
on constant, proving that the design and the selected working point of the amplifier are 
suitable for amplifying signals from electrogenic cells. 
 
Figure 70. Output of main amplifier for varying input amplitude values  
 
 
  
Figure 71. Output of main amplifier for varying input frequency values  
 
6.2.1.3   Amplifier chain simulation  
After the circuit designs of the pixel and main amplifier were completed, another set of 
simulations were run to observe the overall gain of the first 2 links of the amplifier chain.  
Both Vbiascur and Vbiasamp were set on their values determined in the earlier sections of this 
chapter (Vbiascur=0.95V and Vbiasamp=3V). Also, just like in the 2 preceding sections, 2 different 
sets of simulations were run to determine the effect of the input frequency and amplitude 
on the gain. As expected, the total gain of the system is the product of the gains of the pixel 
and the main amplifier. Due to the gain reduction of the pixel at lower frequencies the total 
gain is also reduced at frequencies below 150Hz. The input signal amplitude shows no effect 
on the gain.  
Overall, the simulation of the entire circuitry reveals, that a gain of 6000 (≈75dB) is 
achievable with Zulfiqar. This would reflect an expected 100μV input signal from an 
electrogenic cell into an output voltage of 600mV. A comparison with its predecessor shows 
that Zulfiqar heavily outperforms Calibur in regard to its total gain. 
 6.2.1.4   Source follower  
The source follower was the last link in the amplifier chain on Zulfiqar. The reason for the 
integration of a 3
rd
 link to the chain was, based on [54] reduce the output resistance of the 
whole amplifier system. This would have been of utmost significance if the application at 
hand would be driving a large capacitive load at high frequencies, since the Rload * Cload 
product would determine the speed of the amplifier. Since we were not facing such 
challenges in this project, the usefulness of the source follower was not quite certain at the 
time of the chips circuit and layout design, therefore it was outfitted with a switch that could 
either direct the voltage output of the main amplifier directly to the I/O pad, or lead it to the 
gate of the source follower. In this case, the source port of the source follower would be 
directly connected to the same I/O pad. The output of the source follower was a current, 
which would be converted into a voltage in the headstage using a precision resistor. This 
gave the future user of the chip the chance to decide whether the source follower should be 
used or not. In the electrical characterization experiments of Zulfiqar, the source follower 
was always bypassed.  
 
6.2.2   Electrical Characterization 
After the post-processing and the encapsulation, it was also necessary to verify the electrical 
and biological functionality of the chips, which would mean that the chips should be able to 
pick up electrical signals beneath 1mV (ideally, down to 100µV) in an electrolyte and that 
electrogenic cells such as cortex neurons should be able to survive on the surface 
passivation.  
To prove the electrical functionality, first a set of chips with a THTHTH passivation were 
encapsulated. Subsequent to this, an Ag/AgCl electrode attached to the output of an 
arbitrary function generator (Model 3390, Keithley Instruments) was placed in the 100mM 
NaCl electrolyte filling the glassring of the encapsulated chip. Using the function generator, 
an input signal resembling the AP of a neuron with a length of 10ms (the amplitude and 
frequency of the signal could be adjusted) was introduced to the electrolyte and the sensing 
pads of the chip. To cover the entire spectrum of amplitudes and frequencies of interest to 
electrophysiological measurements, an amplitude range of 100µV-1mV and a frequency 
 range of 100Hz-1kHz was chosen. The graph in figure 72 shows the results of an experiment, 
where the input signal frequency was kept at a constant 1kHz, while the signal amplitude 
was varied between 100µV-1mV. Even though simulation results predicted a gain of 6000 for 
the entire amplifier chain, the real gain of the chip could not exceed ≈1500.  
In order to find out whether an unforeseen circumstance due to the presence of the 
electrolyte interfacing with the sensing pads of the chip caused this unexpected result (the 
electrolyte-solid interface was not taken into full consideration during the simulations, the 
interface was modeled by a lumped capacitor only), “dry” electrical characterizations were 
also carried out. In this set of experiments, the sensing pad area of the chips was covered in 
silver glue with a wire inserted into it. The same electrical input signals generated by the 
function generator were introduced to the chip using the wire, which was in direct electrical 
contact with the pads. The results verified, that the real gain provided by the chip does not 
exceed ≈1500. 
 
Figure 72. “Wet” electrical characterization of Zulfiqar with 1kHz input frequency 
 
The most plausible reason for this low gain can be that the input capacitance of the sensing 
pads was not 6µmx6µm*5.27fF/µm2 ≈ 190fF as predicted by the EIS results of the THTHTH 
layer. In order to reach a gain as low as 1500, the sensing capacitance Csense should be no 
greater than 30fF, assuming that the amplifier chain functions properly (based on data from 
figure 64). 
1380
1400
1420
1440
1460
1480
1500
1520
0 200 400 600 800 1000 1200
G
a
in
Input signal amplitude [µV]
Gain vs. Input signal amplitude
 Results from [29] also suggest, that despite the very promising CV and EIS results of the high-
k layers on the test substrates, reproducing these values on the sensing pads of high density 
CMOS chips is a very difficult task. For Calibur, the AlO/HfO layer used was predicted to 
provide a passivation with a relative permittivity Ɛr ≈ 35, while the real value was 9.5. This 
result seems to repeat itself with Zulfiqar, since the real relative permittivity of the THTHTH 
layer used can only be around 0.25 of what had been predicted from the EIS measurements 
with the test substrates. 
Another possible reason for this unexpectedly low gain could be the fact that the circuit 
simulations with Cadence IC 5.1.41 could not fully reflect the complex solid-electrolyte 
interface at the top of the sensing pad. All simulations used a single lumped capacitor to 
depict this interface, however unexpected effects of Helmholtz double layer capacitances 
and diffusion of ions were not taken into consideration. 
Since there was no possibility to test the real gain provided by the individual amplifiers of 
Zulfiqar (common-source in the pixel and the differential amplifer for the entire row), it was 
also not possible to find out whether or not the simulated gains of 60 for the common-
source amplifier and 100 for the differential amplifier deviated from the real gains. Despite 
the fact, that the input frequencies we are dealing with are very low and thus far away from 
3dB frequency of the amplifiers, there is also the possibility of an unforeseen circuit problem 
with the amplifiers causing such a low total gain. 
The graph in figure 73 shows the results of the same set of experiment (performed with the 
electrolyte) for an input signal frequency of 100Hz. It can be seen, that just like in the 
simulations, a lower gain can be achieved for lower input frequencies. However, input 
signals with small amplitudes were hard to distinguish from the background noise of the 
system even after the amplification, it was difficult to determine the exact gain provided for 
such inputs, therefore a certain level of gain determination error cannot be ruled out. 
  
Figure 73. “Wet” electrical characterization of Zulfiqar with 1kHz input frequency 
The figure below shows the read-out of the entire system for an input signal with a 
frequency of 100Hz and amplitude of 150µV. The 4 peaks marking the AP’s are still clearly 
visible. Signals with smaller amplitudes no longer clearly distinguish themselves from the 
noise of the system.  
 
 
Figure 74. Read-out from Zulfiqar for a 100Hz, 200µV AP-shaped input signal 
Table 3 shows a final comparison of the gains of Zulfiqar and Calibur. It is clearly visible, that 
due to the concept of in-pixel amplification, Zulfiqar was able to outperform its predecessor. 
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 The reason for the unexpectedly low gains is definitely a subject, which should be 
investigated thoroughly for future generations of such high-density CMOS chips.  
Table 3. Electrical gain characteristics of Zulfiqar and Calibur 
 Expected Gain Measured Gain Lowest Input Amplitude Measured 
Zulfiqar 6000 1500 200 µV 
Calibur 80mS (Calibur 
has a current 
output) [29] 
60 3-4 mV 
 
The final step for the verification of the chip was to prove the possibility of culturing 
neuronal cells on its surface.  Cortical neurons used to prove this were extracted from rat 
embryons in the 21
st
 day of their development and plated on fully encapsulated chips after 
the cleaning, sterilizing and PLL-coating of the chips (Appendix D). By DIV21, the chips were 
taken out of the incubation chamber and the neurons were fixed using the standard protocol 
(Appendix D) for subsequent SEM analysis. The pictures in figure 75 show, that neurons are 
still alive after 3 weeks of incubation and that they already have started forming networks. 
Furthermore, it can also be seen, that the cells grow well on the surface topography of the 
chips and that they even grow into the pads.  
 
 
 
 
 
Figure 75. Cortical rat neurons on Zulfiqar, DIV21 
Since there was no possibility to obtain any simulated results with the FPC1011F due to the 
fact that the internal circuitry of the chips were kept as a company secret by Fingerprints. 
Instead, the chips were tested directly after the encapsulation in a manner very similar to 
 
 the testing of the Zulfiqar chips: The glassring surrounding the chip was filled with a 100mM 
NaCl electrolyte and electrical signals were delivered to the chip using an Ag/AgCl electrode.  
During these experiments, the FPC1011F has proven to be not sensitive enough to measure 
electrical signals in the range of interest for electrophysiological measurements (≤1mV). The 
prime cause for this was the thick (30µm) polyamide layer on top of the chip, that was 
supposed to protect the IC underneath it from any scratches and physical damage.  
In a subsequent set of experiments, the polyamide layer was etched thinner using Piranha 
(30% hydrogenperoxide and different percentages of sulfuric acid). Dry etching was 
considered first, but since the chip was already fully encapsulated in its plastic package and 
wire bonded to the small PCB carrying it, this option had to be discarded. The same reason 
also made the option of CMP impossible. The acid was filled into the glassring, which would 
normally hold the electrolyte and was changed several times during the total etching time of 
60 minutes. 
After the etching, the sensitivity of the chip was increased substantially, resulting in the 
measurement shown in figure 76. However, it was also obvious, that even with this 
improved sensitivity, FPC1011F was not fully ready to be deployed as a tool for 
electrophysiological measurements. Nonetheless, these experiments have proven, that it is 
possible to measure electrical signals delivered through an electrolyte using fingerprint 
sensors, thus proving that in principle, a better chip with a higher gain can be used for such 
purposes. A total etching of the polyamide layer or its complete replacement with a high-k 
passivation can prove to be a useful outlook for the future development of this project. 
 
 
  
Figure 76. Response of the FPC1011F to an input sine signal with 500mV amplitude and 2kHz 
frequency after the etching of the polyamide passivation layer 
 
 
 
 
 
 
 
 
 
 
 
 7  Conclusions    
In this work, a custom designed CMOS chip with a high pixel density for electrophysiological 
measurements has been introduced. The chip was designed, simulated and verified  in house 
using state-of-the-art Cadence IC design software. The fabrication took place off site using 
the IC services of Europractice.  The floor plan of the chip was based on [29] and [30]. The 
hardware required for the control of the chips various analog and digital input signals as well 
as the read-out and digitization of the chips analog outputs was also either adapted from 
older equipment or designed anew during this project. The technology chosen for the 
fabrication was the AMIS 0.35µm 1P5M I3T25 of ON Semiconductor. 
The new chip called Zulfiqar consisted of a 64x64 array of pixels, that could be used bi-
directionally for communicating with electrogenic cells.  Each pixel was comprised of a 
differentially designed common source amplifier with an active load (6 NMOS transistors per 
pixel). The load of the amplifiers was designed as the 2 identical branches of a current mirror 
and was placed outside of the cell to increase spatial resolution (The pixel array has a pitch 
of 18µm).  2 of the 6 transistors in a pixel served as the amplifying devices. The gate of 1 out 
of these 2 transistors was connected to the surface of the chip using several vias and metal 
layers and performed the actual measuring of cellular signals. The top metal layer, metal 5, 
was reserved for I/O pads and the sensing pads, which were directly connected to the gate 
of the said transistor, only. The other of these 2 transistors served only as the differential 
branch to the actual measurement transistor. 
The remaining 4 NMOS transistors were operated digitally to switch between the 3 modi of 
Zulfiqar: Calibration, read-out and stimulation. 
During the calibration mode, first an entire column of pixels are selected and then the 
measurement transistor and its differential counterpart are brought into the diode 
configuration by shorting their gate with their drain. By doing so, the current generated by 
the VCCS outside of the pixel is first mirrored into the 2 branches of the pixel and thus forces 
the measurement and differential reference transistors to build up a certain gate-source 
voltage Vgs, which serves as the working or operation point of the common source amplifier. 
Also, by using the calibration technique, any drain current mismatch between the individual 
pixels of a row is reduced substantially.  
 During the read-out, which normally takes place immediately after the calibration,  the 
digital switches connecting the measurement and reference transistors gates with their 
respective drains are opened, thus leaving all the charge accumulated at the gate of these 
transistors during the calibration trapped and the common source amplifier in its operation 
point. If an electrical signal is picked up by the sensing pad, it will now be amplified by the 
measurement transistor. The 2 outputs of the pixel (fully differential design) are used for the 
actual measurement output and the reference output. These 2 outputs form the 2 
differential inputs of a larger differential amplifier outside of the pixel. 
And finally, the pixels can also be used for stimulation purposes. In order to stimulate, digital 
switches inside and outside of the pixel form a direct electrical line between the gate and 
thus the sensing pad of a pixel and an I/O pad, which is used for externally delivering the 
stimulation voltage. 
Apart from the pixel array, Zulfiqar also has a bank of 64 larger differential amplifiers for re-
amplifying the output signals of the pixels. Since only a single column of pixels is selected 
and read out at any given time, each of the 64 main amplifiers serves a single row of pixels, 
and thus a single pixel at any given time.  The common source amplifier and the main 
differential amplifier together achieve a simulated gain of 6000, with the assumption of a 
120fF sensing capacitance Csense. However, characterization experiments revealed, that the 
real gain does not exceed 1500. 
The selection of the individual columns and rows is achieved using on chip decoders for both 
rows and columns. These 6 input decoders are designed very straight forward, with no care 
for high speed or low power consumption. The input frequencies that are being dealt with 
are much higher than the switching speed of even the slowest CMOS decoders and since the 
chip is going to be kept on an external power source, there is no need for designing a low 
consumption device. 
Apart from the chip itself, the control and read-out hardware was also developed in close 
collaboration with the electrical workshop of ICS-8 (especially with Werner Huerttlen and 
Norbert Wolters). The control hardware, or the head-stage, carried 2 main components: A 
multi-tasking capable advanced micro-controller called Tiny Tiger 2 (TT2) to control all the 
analog input voltages of the chip and an FPGA to set switch the digital voltages for the 
 decoders. Also, the head-stage performed the first conditioning of the analog outputs of 
Zulfiqar, before they were digitized. 
The digitization was performed with a NI-FlexRIO, carrying 2 4-channel 14-Bit ADC cards and 
2 FPGA’s to individually control the digitization. Using this system, the analog output 
voltages were digitized and saved first on the board memory of the FPGA’s upon receiving a 
trigger signal from the head-stage. After the saving, they were transferred to the RAM of the 
lab computer dynamically. 
The lab computer was used to run the LabVieW user software called Avalon, which was 
developed in close collaboration with Laura Nayeli Diaz Rodriguez during her master thesis. 
This software was used for entering all relevant information, such as bias voltages and 
trigger signal frequencies before launching the actual measurement. After the completion of 
the experiment, the data was visualized. 
A key step for the success of the Zulfiqar however was the high-k passivation of its surface. 
To find a good solution for this challenge 2 different deposition methods, PLD and ALD were 
tested. Based on the results from [29] and further experiments conducted during this 
project, the PLD method was discarded due to its shortcomings. The ALD method however, 
proved to be quite adequate for our purposes and was thus used to deposit all high-k layers 
used in this work. The material combinations tested were single, double and triple multilayer 
stacks of TiO2 and HfO2 (TH, THTH, THTHTH), quadruple multilayer stacks of Ta2O5 and Al2O3 
(TaO/AlO) and SrTiO3 (STO). The THTHTH combination proved to be the most reliable one 
and was thus used on most of our Zulfiqar chips. Judging by the relation between the 
thicknesses of the TiO2 and HfO2 layers, a compound Ɛr of ≈70 was predicted, which was also 
the value measured for the test substrates used for the electrical characterization of these 
layers. Actual measurements with fully encapsulated and passivated Zulfiqar chips however 
have shown, that the total relative permittivity achieved can be no greater than 17.5. 
As a final step, cortical neurons from embryonic rats were isolated and plated on the chips 
and kept in incubation of 21 days. SEM analysis of fixed cells on the chips show, that the 
cultures were alive and networked, proving both the electrical and biological operational 
readiness of Zulfiqar for electrophysiological experiments. 
 Zulfiqar, being the second custom-designed high-density CMOS chip in our institute provides 
a useful tool for future electrophysiological experiments and a good development base for 
future chip generations. Most importantly, it proves the functionality of the in-pixel 
amplification concept and demonstrates its superiority to the concept of Calibur, where 
amplification was carried out outside of the pixel array. The use of technologies with smaller 
feature sizes, further integration of ADC’s, filters and even more circuits on the chip can be 
realized in future generations of the chip. The high-k passivation is always going to be part of 
this system, as a capacitive coupling between the chip and the cells is indispensable, 
however increasing the gain of the in-pixel amplification can reduce the dependency of the 
chip’s success on this critical matter.  
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 Abbreviations 
ADC   Analog-digital-converter 
AFM   Atomic force microscopy 
ALD   Atomic layer deposition 
ALO   Al2O3 
AMIS   American Microsystems Semiconductor 
AP   Action potential 
BST   Ba0.3Sr0.7TiO3 
CE   Counter electrode 
CMOS   Complementary metal oxide semiconductor  
CPGA   ceramic pin grid array 
Cgate   Gate capacitance 
Cgs   Gate-source capacitance 
Cmem   Membrane capacitance 
Cox   Oxide (gate oxide) capacitance 
Cpar   Parasitic capacitance 
Csense    Sensing capacitance 
CV   Cyclovoltammetry 
DAC   Digital-analog-converter 
DRAM   Dynamic random access memory 
DRC   Design rule check 
DLL   Dynamic link library 
EIS   Electrical impedance spectroscopy 
EPSP   Excitatory postsynaptic potential 
ESD   Electrostatic discharge 
F   Faraday constant 
 FET   Field effect transistor 
FG-FET   Floating gate field effect transistor 
FPGA   Field programmable gate array 
GK
+   
Membrane conductance for K
+
-ions 
GL   Membrane conductance for large proteins 
gm   Transconductance 
GNa
+   
Membrane conductance for Na
+
-ions 
GND   Ground potential 
GNDAN  Analog ground potential  
GNDDIG  Digital ground potential 
HfO   HfO2 
IC   Integrated circuit 
Ids   Drain-source current (large signal) 
ids   Drain-source current (small signal) 
IK
+
   Current caused by K
+
 flux 
IMD   Inter metallic dielectric 
IMEC   Interuniversity Microelectronics Center 
INa
+   
Current caused by Na
+
 flux 
IPSP   Inhibitory postsynaptic potential 
L   Gate length 
LPE   Layout parasitic extraction 
LVS   Layout versus schematic 
MEA   Multi electrode array 
MOSFET  Metal oxide semiconductor field effect transistor 
MUX   Multiplexer 
NMOS   N-type metal oxide semiconductor transistor 
OG-FET  Open gate field effect transistor 
 PCB   Printed circuit board 
Pi   Membrane permeability for ion type „i“ 
PLD   Pulsed laser deposition 
PLL   Poly-l-lysine 
PMOS   P-type metal oxide semiconductor transistor 
R   Gas constant 
RE   Reference electrode 
RIBE   Reactice ion beam etching 
rout   Output impedance (small signal) 
SEM   Scanning electron microscope 
STO   SrTiO3 
SUB   Substrate 
T   Temperature 
TaO   Ta2O5 
tox   Oxide (gate oxide) thickness 
TT2   Tiny tiger 2 
USB   Universal serial bus 
VCCS   Voltage controlled current source  
VDD   Supply voltage 
VDDAN  Analog supply voltage 
VDDDIG  Digital supply voltage 
Vds   Drain-source voltage 
VE   Extra-cellular potential 
Vg   Gate potential 
Vgs   Gate-source voltage (large signal) 
vgs   Gate-source voltage (small signal) 
Vin   Input voltage 
 VJ   Junction potential 
VK
+   
Potential caused by K
+
 concentration gradient 
VL
+   
Potential caused by protein concentration gradient 
VM   Membrane potential 
VNa
+   
Potential caused by Na
+
 concentration gradient 
Vout   Output voltage 
VS   Silicon potential 
Vt   Threshold voltage 
Vtot   Total voltage across cell-silicon-interface 
W   Gate width 
WE   Working electrode 
ε0   Dielectric constant  
εox   Dielectric permittivity of gate oxide 
εr   Dielectric permittivity of passivation material 
λ   1/VA (inverted Early voltage) 
µn   Electron mobility 
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 Appendix A: Bond map and parameters 
 
 
 
Figure A.1. Bondmap of Zulfiqar 
 
The figure A.1 above shows the bondmap required for the assembly of the Zulfiqar chip. The 
orientation of the square shaped chip with 21 bondpads on each side can be set by the “FZJ 
Calibur 2.0 (former name of Zulfiqar)” sign at the lower right hand side of the chip. The 
names in the little boxes along the periphery of the chip represent the names of the input or 
output signals leading to these bondpads, while the numbers next to them represent the pin 
 they should be bonded to on the CPGA.  It should be noted, that the pin 23 on the CPGA is 
not bonded to any of the pads on the chip, while 2 bondpads, that would usually be bonded 
to the pins with the numbers 107 and 109 should not be bonded for the safe operation of 
the chip, which is why they have been identified with N.C. (not connected). For the bondmap 
of Calibur, please refer to [29]. 
 
Below are the parameters used for the bonding of both Zulfiqar and Calibur. The program 
containing these parameters is stored as program 66 on the memory of the bonder, which 
was a 4523A digital bonder (Kulicka and Soffa, Fort Washington,USA) using a 25 
μmaluminium bond wire (Westbond, Anaheim, USA) 
 
 1. Bond 2. Bond 
Search 1.37 0.86 
Power 1.88 2.11 
Time 3.5 4.0 
Force 3.4 3.4 
Step 2.0 N/A 
Kink 1.2 N/A 
Rev 3.0 N/A 
Yspeed 1.5 N/A 
Loop 4 N/A 
Tail N/A N/A 
Tear N/A 4.2 
Table A 2. Wire-Bonding parameters for Zulfiqar 
 
 
 
 
 
 
 
 
 
 
 
 Appendix  B: RIBE etching parameters 
 
 
The RIBE used for the etching of the high-k films was a Ionfab300 plus (Oxford Instruments, 
Oxfordshire,UK). The etching was performed using Argon bombardment only. The progress 
of the etching was monitored using a SIMS device, that was part of the RIBE installation.  
Below are the parameters used for the etching of the high-k films. 
 
Pressure 9.88*10
-4
 mbar 
ICP Power 165W 
Beam Current 125mA 
Acceleration Voltage 635V 
Neutralisation Current 150mA 
Argon Flow Rate 10 sccm 
Table B 1. RIBE etching parameters for the high-k passivation layers 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 Appendix C: List of commands used by the TT2 of Zulfiqar’s 
head-stage 
 
 
 
VDDAN:0  …  1;   Sets the analog supply voltage (on or off) 
VDDX:0  …  1;   Sets the digital supply voltage (on or off) 
SWISTIM:0  …  1;  Switches on the stimulation  
GVDDAN;   Returns the status of the analog supply voltage 
GVDDX;   Returns the status of the digital supply voltage 
GSWISTIM;   Returns the status of the stimulation switch 
VERSION;   Version of the TT2 software used 
VBIASAMP:0  …  3.3V;  Sets the analog bias voltage of the main amplifier for the pixel array 
GVBIASAMP;   Returns the bias voltage of the main amplifier for the pixel array 
VBIASCURTEST;   Sets the bias voltage of the current source used in the test circuit 
GVBIASCURTEST;  Returns the bias voltage of the current source used in the test circuit 
VBIASAMPTEST;  Sets the bias voltage of the main amplifier in the test circuit 
GVBIASAMPTEST;  Returns the bias voltage of the main amplifier in the test circuit 
VBIASCUR:0  …  3.3V;  Sets the bias voltage of the current source for the pixel array 
GVBIASCUR;   Returns the bias voltage of the current source for the pixel array 
SETTEMP:0  …  5V;  Sets the voltage for the heating peltier element underneath the chip 
GTEMP;   Returns the voltage for the heating peltier element 
GTEMPCAS;   Returns the temperature of the casing of the head-stage 
GTEMPINT;   Calculates and returns the temperature inside the electrolyte 
START;    Launches the FPGA Sequencer program 
SLED:0  …  7;   Controls the LED’s in the casing 
VERST:1  …  4;   Sets the external amplifier for the test circuit 
 VDV: -3.3V  …  3.3V;  Sets the drain voltage for the single FG-NMOS 
VSV: -3.3V  …  3.3V;  Sets the source voltage for the single FG-NMOS 
VGV: 0  …  3.3V;  Sets the gate voltage for the single FG-NMOS 
GSLED;    Gets the status of the LED‘s 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 Appendix D: List of chemicals used in experiments and 
extraction&plating of neuronal cells 
 
 
List of Chemicals Used in Experiments 
Acetone Sigma-Aldrich Chemie GmbH, Taufkirchen, Germany 
B27 No. 17504-044 Invitrogen GmbH, Karlsruhe, Germany 
CaCl2 Sigma-Aldrich Chemie GmbH 
ECM No. E1270, Sigma-Aldrich Chemie GmbH 
EGTA No. E3889, Sigma-Aldrich Chemie GmbH 
Glucose Sigma-Aldrich Chemie GmbH 
HBSS (+Ca2+,+Mg2+) No. 14180-046, Invitrogen GmbH 
HBSS (-Ca2+,-Mg2+) No. 14060-040, Invitrogen GmbH 
HEPES Sigma-Aldrich Chemie GmbH 
KCl Sigma-Aldrich Chemie GmbH 
KH2PO4 Carl Roth GmbH, Karlsruhe, Germany 
L-Glutamine No. G7513, Sigma-Aldrich Chemie GmbH 
Na-ATP No. A6419, Sigma-Aldrich Chemie GmbH 
NaCl Sigma-Aldrich Chemie GmbH 
Na-Gluconate Sigma-Aldrich Chemie GmbH 
NaHCO3 Merck KGaA, Darmstadt, Germany 
NaHPO4 Carl Roth GmbH 
Neurobasal Medium Invitrogen GmbH 
MgCl2 Sigma-Aldrich Chemie GmbH 
Poly(L)Lysin No. P6407, Sigma-Aldrich Chemie GmbH 
 
 
 
 
 Extraction and plating of neuronal cells 
Embryons were gained from pregnant CD rats at 18 days gestation. Cortices were dissected 
from the embryonic brains; cells were mechanically dissociated by trituration in Hank’s 
Balanced 
Salt Solution (HBSS) (without Ca2+ and Mg2+), 0.035% sodium bicarbonate, 1mM sodium 
pyruvate, 10mM HEPES, 20mM glucose, pH7.4 with a firepolished silanised Pasteur pipette. 
Two volumes HBSS (with Ca2+ and Mg2+) 0.035 .% sodium bicarbonate, 1mM pyruvate, 
10mM HEPES, 20mM glucose, pH7.4 were added. For 3min, nondispersed tissue was allowed 
to settle; the supernatant was centrifuged at 200 g for 2min. The pellet was resuspended in 
1mL of Neurobasal Medium, 1X B27, 0.5mM L-Glutamine per hemisphere isolated. An 
aliquot was diluted 1:1 with trypan blue and dyeexcluding cells were counted in a Neubauer 
counting chamber. The remaining cells were diluted in NB medium with the above 
supplements and plated onto the chips (10000 cells per chip, and 100000 cells per cover-clip 
co-culture). Prior to the plating, the chips were first cleaned using 1h of Trypsin at 36°C, 2h 
of washing. Then, the chips were sterilized using 1h of UV illumination under a clean bench. 
Finally, the chip’s surface was coated with a 5% PLL solution. After 1h, the excess PLL 
solution was removed and the cells were plated on the chips in 100µl of NB medium. After 
4h in the incubation chamber, another 900µl of NB was added to the glass ring surrounding 
the chip. 
 
 
 
 
 
